Пікірлер
@HARIKA-440
@HARIKA-440 4 ай бұрын
Sir, can you provide that ppt ?
@VamsiPutheti
@VamsiPutheti 9 ай бұрын
Good explanation and in-depth information. Thank you for the video!
@AbhinavKumar-rv9yw
@AbhinavKumar-rv9yw 11 ай бұрын
great lecture!
@umauma.c6722
@umauma.c6722 Жыл бұрын
Thank you so much 👏👏👏
@rajbhushan3541
@rajbhushan3541 Жыл бұрын
great tutorial
@parthchoudhary0707
@parthchoudhary0707 Жыл бұрын
Perfect!!!
@robinswoboda2993
@robinswoboda2993 Жыл бұрын
Very good video! Greetings from Italy.
@tarekjrd75
@tarekjrd75 Жыл бұрын
Impressive, Thank you so much !
@ganeshmula4508
@ganeshmula4508 Жыл бұрын
🙏🙏Thank you sir
@danielparabent5067
@danielparabent5067 Жыл бұрын
Thanks bro
@StrifeTheDanceHub2309
@StrifeTheDanceHub2309 2 жыл бұрын
good
@undefinedclass6639
@undefinedclass6639 2 жыл бұрын
Awesome!
@PEC_SIBASISHMOHANTY
@PEC_SIBASISHMOHANTY 2 жыл бұрын
very nice explanation sir
@darkprince2703
@darkprince2703 2 жыл бұрын
TQSM it was very helpful
@chetanar4272
@chetanar4272 2 жыл бұрын
Sir, please check with A to C in graph
@liuliuwuwu864
@liuliuwuwu864 3 жыл бұрын
Thank you sir!
@BrindhaThanjavur
@BrindhaThanjavur 3 жыл бұрын
I clicked the option in boundary only while starting layout
@BrindhaThanjavur
@BrindhaThanjavur 3 жыл бұрын
Sir that active area boundary automatically disappears sir. What to do?
@harihara.t
@harihara.t 3 жыл бұрын
Thank you sir
@twotyreexplorer2412
@twotyreexplorer2412 3 жыл бұрын
Well explained thank you
@riyazuddinmohammed3508
@riyazuddinmohammed3508 3 жыл бұрын
i got errors NIMP.A.1: Nimp area must be >=0.15 um PIMP.A.1: Pimp area must be >=0.15 um what does they mean sir
@llndmpcsPavani
@llndmpcsPavani 3 жыл бұрын
The are of the Pimplant and Nimplant must be greater than the or equal to that values For example, I am going to take the values that you have taken. The height of the cell is 0.7μm and the length of that implant is considered as 0.3μm then the are going to become 0.21μm it means here your error is clear. These specifications are going to be generated by the Fabracitaion team hence these values are not fixed for the same technology also it will be dependent on the company of fabrication.
@manugs894
@manugs894 3 жыл бұрын
Sir i need c program to perform the left edge algorithm
@xAmiSarahx
@xAmiSarahx 3 жыл бұрын
good evening...
@xAmiSarahx
@xAmiSarahx 3 жыл бұрын
good evening sir...thank you... you helped me for my test
@sumitrana2616
@sumitrana2616 3 жыл бұрын
Respected Sir I am a 4th yr ECE Student. I am familiar with the Layout designing of basic gates in Cadence Virtuoso using 90nm and 180 nm tech nodes with DRC and LVS. I am looking for guidance from an experienced person related to this field. Thank You
@sujatasharma6148
@sujatasharma6148 Жыл бұрын
hi... I have some question regarding 90nm cmos process..Can you help me out
@sumitrana2616
@sumitrana2616 4 жыл бұрын
Due to COVID19 Pandemic colleges are not opening and I can't access the cadence software so I searched for an open source software and I found GLADE. Check out my playlist on Layout Designing using GLADE. #LearnFromHome Playlist Link:- kzbin.info/aero/PLWcG9vtrFH0YVZvd3yf2Xmm_Gl0y-XXz6 Video 2&3: Glade Downloading, Setup and Configuration. Video 2 link: kzbin.info/www/bejne/gn69ZIJsdtCZqNE Video 3 link: kzbin.info/www/bejne/Z6bIhJykgtKkoaM Video 4: Designing Layout of nMOS and pMOS is explained. Video 4 link: kzbin.info/www/bejne/pYDFnaqma5qKfKM Video 5: Designing CMOS Inverter Layout using 1 metal layer is explained in detail. Video 5 link: kzbin.info/www/bejne/h6OTn4eGpJKFn5I Video 6: Verification of Designed Inverter Layout using LT Spice. Video 6 link: kzbin.info/www/bejne/oafVd2mQq5uMlbc Video 7: Designing CMOS Inverter Layout by using 2 metal layers and Vias. Video 7 link: kzbin.info/www/bejne/fovSoaSIhKdlfaM Video 8: Designing 2 Input CMOS NAND Gate. Video 8 link: kzbin.info/www/bejne/amKTZ2p3jr2SmtE Video 9: Verification of Designed NAND Gate Layout using LT Spice. Video 9 link: kzbin.info/www/bejne/aaHYl41sftOofrM Video 10: Designing 2 Input CMOS NOR Gate. Video 10 link: kzbin.info/www/bejne/qZy8dGWLo6-ah5Y Kindly Like, Share among your engineering friends so that they can also learn from home and subscribe to my Channel for more GLADE Tutorials. Your Support will be appreciated. Thank You
@sutaruvenkatesh4647
@sutaruvenkatesh4647 4 жыл бұрын
Thanks for the awesome video, simulated annealing video is missing.Can you please upload it
@zachjackovich116
@zachjackovich116 4 жыл бұрын
Thank you, great explanation!!
@ravis4025
@ravis4025 4 жыл бұрын
NICE REUBEN
@rakshithak8863
@rakshithak8863 4 жыл бұрын
Sir I m new to this cadence do I get cadence for windows OS and can I get a trial version
@rakshithak8863
@rakshithak8863 4 жыл бұрын
And when I try to flatten the selected instance even though I hv given to preserve pins I get lavs error saying nmos on schematic is inbound to any layout device
@rakshithak8863
@rakshithak8863 4 жыл бұрын
Please do help me to clear this
@arvindrathore7789
@arvindrathore7789 4 жыл бұрын
Crystal clear ,Thanks for this video sir
@MdMaksudUlKabirRico
@MdMaksudUlKabirRico 4 жыл бұрын
A very well explained video for this topic. I learned a lot from you. Thank you, sir, you are great. Please, upload more videos.
@ratnakarvarun6328
@ratnakarvarun6328 4 жыл бұрын
can i have u r mail id plz sir
@MdMaksudUlKabirRico
@MdMaksudUlKabirRico 4 жыл бұрын
Wow! This is the best explanation of KL Algorithm on KZbin. Thank you, brother. It was very helpful.
@johnreuben6930
@johnreuben6930 4 жыл бұрын
I am glad it helped you!
@varaprasadgrandhi8101
@varaprasadgrandhi8101 4 жыл бұрын
Sir can you make the videos for FM algorithm and simulated annealing algorithm.
@utbhai
@utbhai 5 жыл бұрын
Example starts at minute 23.
@shreyaovalekar6764
@shreyaovalekar6764 5 жыл бұрын
Thank you
@johnreuben6930
@johnreuben6930 5 жыл бұрын
Hi Ashish, Sorry, i am not aware of any documentation on the exact width of power/mesh ring.
@johnreuben6930
@johnreuben6930 5 жыл бұрын
i have not coded it. You can use a high-level language (like C or MATLAB) and code the steps of KL algorithm
@goutamkundu6392
@goutamkundu6392 5 жыл бұрын
Thank you sir
@colestecyk9957
@colestecyk9957 5 жыл бұрын
Would it be possible to share the c code behind turning a sequence pair into a HCG and VCG?
@Gb-se7ei
@Gb-se7ei 5 жыл бұрын
Sir told me zener diode parameters in analoglib cadence tool
@vladsoloviov3862
@vladsoloviov3862 5 жыл бұрын
I just didn't understand one thing: does the M3 perturbation in SA approach change the sequence pair as M1 and M3 do?
@moxalshah441
@moxalshah441 5 жыл бұрын
Excellent work Sir, Thank You so much. It was a great help to me.
@vivek4m
@vivek4m 5 жыл бұрын
Simply amazing!! You made it look so easy.
@anthonyedwardmaylath7896
@anthonyedwardmaylath7896 6 жыл бұрын
Very clear. Now I can do my homework!
@siddeshbagali13
@siddeshbagali13 6 жыл бұрын
Very helpful, Please come up with more examples and explanations with different analog layout concepts.
@morteza-khosravi
@morteza-khosravi 6 жыл бұрын
I read the reference book and I have a question: How can I calculate the coordinates of blocks without the tree? Actually, how can I calculate with just this representation: 25V1H374VH6V8VH
@adover
@adover Жыл бұрын
Since it was 4 years ago you wrote the comment, but write it because maybe some others that doesn't know also can read. You need to know about postfix and prefix. This is how we read tree as sentence representation, and the representation is fixed per each tree. It means you can convert the representation to tree.
@morteza-khosravi
@morteza-khosravi 6 жыл бұрын
Thanks for this video I have a question: How we obtain the location of blocks in the x-y axis? actually how we convert the polish representation to x-y representation?
@diyajoseph8619
@diyajoseph8619 6 жыл бұрын
I think you are wrong about the Left edge algo. You have to iterate through the whole order before starting from the left again, according to the algorithm provided in these slides.
@you98765
@you98765 5 жыл бұрын
Yes