Design 3-bit Synchronous -UP Counter
11:32
Design 3-bit Synchronous -UP Counter
28 күн бұрын
Design a 2-Bit Synchronous UP Counter || Design a 2-Bit Synchronous Counter
11:41
Design a 2-Bit Synchronous UP Counter || Design a 2-Bit Synchronous Counter
28 күн бұрын
Design a sequence detector to detect 110 || Draw state diagram for 110 sequence detector.
10:15
Design a sequence detector to detect 110 || Draw state diagram for 110 sequence detector.
Ай бұрын
Implement/Realize 4:16 decoder using 2:4 decoders || &&|| Realize 4:16 decoder using 3:8 decoders
8:48
Implement/Realize 4:16 decoder using 2:4 decoders || &&|| Realize 4:16 decoder using 3:8 decoders
Ай бұрын
Design 3-bit binary to Excess-3 code converter using PROM. & Implement PROM F(A,B,C,D)=∑m(1,9,12,15)
9:02
Design 3-bit binary to Excess-3 code converter using PROM. & Implement PROM F(A,B,C,D)=∑m(1,9,12,15)
Ай бұрын
Design and Implement Full adder with PLA. || && || Design and implement Full adder with PAL
13:09
Design and Implement Full adder with PLA. || && || Design and implement Full adder with PAL
Ай бұрын
Realize the following functions using PAL F1(A,B,C) = ∑m(1,3,4,5) F2(A,B,C) =∑m(0,1,2,6,7) (7-Marks)
6:58
Realize the following functions using PAL F1(A,B,C) = ∑m(1,3,4,5) F2(A,B,C) =∑m(0,1,2,6,7) (7-Marks)
Ай бұрын
Design the following functions using PAL , F1 = A’B’+A’C+B’C F2 = A’C+ABC’ F3=AB’+A’BC (7 Marks)
5:43
Design the following functions using PAL , F1 = A’B’+A’C+B’C F2 = A’C+ABC’ F3=AB’+A’BC (7 Marks)
Ай бұрын
Differentiate PROM, PAL and PLA || Comparison of PROM, PAL and PLA
3:19
Differentiate PROM, PAL and PLA || Comparison of PROM, PAL and PLA
Ай бұрын
Comparison of Mealy Circuit and Moore Circuit | Sequential Logic Circuit | Digital Circuit Design
6:48
Comparison of Mealy Circuit and Moore Circuit | Sequential Logic Circuit | Digital Circuit Design
Ай бұрын
Design Sequence Detector || Draw state diagram and state table for 0100 sequence detector.
15:59
Design Sequence Detector || Draw state diagram and state table for 0100 sequence detector.
Ай бұрын
Most Repeated Questions/Patterns/Topics of UNIT-5 || Digital Logic systems ||Logic &Switching Theory
5:20
Most Repeated Questions/Patterns/Topics of UNIT-5 || Digital Logic systems ||Logic &Switching Theory
Ай бұрын
Most Repeated Questions/Patterns/Topics of UNIT-4 || Digital Logic systems ||Logic &Switching Theory
8:06
Most Repeated Questions/Patterns/Topics of UNIT-4 || Digital Logic systems ||Logic &Switching Theory
Ай бұрын
Most Repeated Questions/Patterns/Topics of UNIT-3 || Digital Logic systems ||Logic &Switching Theory
6:06
Most Repeated Questions/Patterns/Topics of UNIT-3 || Digital Logic systems ||Logic &Switching Theory
Ай бұрын
Most Repeated Questions/Patterns/Topics of UNIT-2 || Digital Logic systems ||Logic &Switching Theory
4:56
Most Repeated Questions/Patterns/Topics of UNIT-2 || Digital Logic systems ||Logic &Switching Theory
Ай бұрын
Most Repeated Questions/Patterns/Topics of UNIT-1 || Digital Logic systems ||Logic &Switching Theory
7:59
Most Repeated Questions/Patterns/Topics of UNIT-1 || Digital Logic systems ||Logic &Switching Theory
Ай бұрын
Design of SISO Shift Register || PIPO Shift Register || SIPO Shift Register
13:38
Design of SISO Shift Register || PIPO Shift Register || SIPO Shift Register
Ай бұрын
Introduction to Registers|| Classification of Register|| Introduction of SISO, SIPO,PIPO,PISO Regis
8:33
Introduction to Registers|| Classification of Register|| Introduction of SISO, SIPO,PIPO,PISO Regis
Ай бұрын
Design a FSM to generate Sequence 10110.|| Design a Sequence Generator
13:07
Design a FSM to generate Sequence 10110.|| Design a Sequence Generator
Ай бұрын
Design 3 bit Asynchronous Down Counter || Design 3 bit Ripple Down Counter
10:17
Design 3 bit Asynchronous Down Counter || Design 3 bit Ripple Down Counter
Ай бұрын
Design a 3-bit Asynchronous(Ripple) Up Counter
11:48
Design a 3-bit Asynchronous(Ripple) Up Counter
Ай бұрын
Programmable Array Logic (PAL)|| Implement the given function using Programmable Array Logic (PAL)
10:27
Programmable Array Logic (PAL)|| Implement the given function using Programmable Array Logic (PAL)
Ай бұрын
Programmable Array Logic (PAL)
8:29
Programmable Array Logic (PAL)
Ай бұрын
Implement the given function F1=m(1,2) , F2=m(0,1,3) using PROM
3:24
Implement the given function F1=m(1,2) , F2=m(0,1,3) using PROM
Ай бұрын
Programmable Read Only Memory (PROM)|| Design a Full Adder Using PROM -PLD
8:12
Programmable Read Only Memory (PROM)|| Design a Full Adder Using PROM -PLD
Ай бұрын
Look Up Table-LUT || Design 3-Input-1-Output, Look Up Table
6:03
Look Up Table-LUT || Design 3-Input-1-Output, Look Up Table
Ай бұрын
Look Up Table ||Two Input One Output LUTs || Design Combinational logic circuit Half Adder Using LUT
7:16
Look Up Table ||Two Input One Output LUTs || Design Combinational logic circuit Half Adder Using LUT
Ай бұрын
Field Programmable Gate Array -FPGA | Short Introduction of FPGA
8:56
Field Programmable Gate Array -FPGA | Short Introduction of FPGA
Ай бұрын
Complex Programmable Logic Devices (CPLDs)||Write Short Notes on Complex Programmable Logic Devices
8:38
Complex Programmable Logic Devices (CPLDs)||Write Short Notes on Complex Programmable Logic Devices
Ай бұрын
Пікірлер