AM - 4 - Carry Skip Adder

  Рет қаралды 18,298

NPTEL-NOC IITM

NPTEL-NOC IITM

Күн бұрын

Пікірлер: 18
@darknematicz3802
@darknematicz3802 Ай бұрын
Critical path delay is the worst case delay right? So why don't we take the case where every single adder in all stages are in generate mode, in that way the cout can't bypass and has to go through the entire ripple chain and will create much more delay than the case shown above where only the first bit of first stage id GEN.
@pawansharma6226
@pawansharma6226 7 ай бұрын
6:22 Why we are taking first FA to be in generate mode.? is it because Taking G=1 means we have make P=0 , which will eventually select the critical path going through each FA? Taking P=1 in each FA , will directly propagate the Carry through Multiplexer , which will make it independent of N? Right?? If it is so!! Then that means we can Take G= 1 for any intermediate FA.( right?)
@maheshnamboodiri4097
@maheshnamboodiri4097 Ай бұрын
Yes, you are correct. The point is to make the circuit use the longer path. So technically, any one of the full adder blocks can be in Generate mode.
@Deepak-ip1se
@Deepak-ip1se Ай бұрын
if G=1 is taken for any intermediate block then all the blocks before it won't be contributing for the delay and delay will be calcuated for all the blocks after that intermediate block. So that won't be the worst case delay.
@AbhishekSingh-up4rv
@AbhishekSingh-up4rv Жыл бұрын
Why we aren't taking kill in any situation?
@akashekhar
@akashekhar Жыл бұрын
It's not in a situation involving critical path delay. Kill will always decrease the delay below the critical delay.
@rahulmalhotra249
@rahulmalhotra249 5 ай бұрын
why is not the worst case a condition when first bit of each stage is in generate mode ??
@pranjalsinghtomar7909
@pranjalsinghtomar7909 2 ай бұрын
Because that 4 bit segment having generate will start computing the Co. Only when it is just the very first bit A0 is in generate mode, that every segment has to wait for the output of the previous segment.
@chetanangadi2655
@chetanangadi2655 2 жыл бұрын
why tgp should be included ? carry for first 4 bit adder and tgp will be computed simultaneously.
@akashekhar
@akashekhar Жыл бұрын
You cannot calculate carry without G and P.
@pawansharma6226
@pawansharma6226 7 ай бұрын
Understood the lecture. But its quite lenghty to note that much information in notes 😂😂😅
@ahmadfarooque1071
@ahmadfarooque1071 7 ай бұрын
you can copy the yt transcripts in a word file and highlight the important parts...
@saurabhpandey7384
@saurabhpandey7384 2 жыл бұрын
sir where will I find the slides? Thank You
@calculator4482
@calculator4482 2 жыл бұрын
Iitm website
@satvirsingh8466
@satvirsingh8466 2 жыл бұрын
Why (M-1)tcarry and not M*tcarry for last segment of the adder??
@subhrasen1395
@subhrasen1395 2 жыл бұрын
operation is complete only after the last sum is generated..so at the last adder we need to calc the time to gen (m-1)th carry as it will be used to evaluate the mth sum...this total time is given by (m-1)tcarry+tsum
@Engineer884
@Engineer884 Жыл бұрын
@@subhrasen1395 when m*tcarry is included, then why to include (m-1)*tcarry again. By including mtcarry we are automatically incorporating (m-1)tcarry
@manoj3197
@manoj3197 Жыл бұрын
@@Engineer884 Hello, m*tcarry is the time required to generate cout of FIRST STAGE. And (m-1)*tcarry+tsum is the time taken by carry to propogate from 1st full adder to last full adder of LAST STAGE + time required to generate last bit of the sum output after the arrival of carry to last full adder (since sum generates after arrival of carry)
AM - 6 - Linear and Square Root Carry Select Adder
18:22
NPTEL-NOC IITM
Рет қаралды 10 М.
AM - 3 - Full Adder Optimization
17:42
NPTEL-NOC IITM
Рет қаралды 10 М.
How to treat Acne💉
00:31
ISSEI / いっせい
Рет қаралды 108 МЛН
CombCkt - 11 - Buffer Insertion
27:14
NPTEL-NOC IITM
Рет қаралды 14 М.
AM - 9 - Array Multiplier
18:34
NPTEL-NOC IITM
Рет қаралды 19 М.
SeqCkt - 6 - Clock Overlap
32:18
NPTEL-NOC IITM
Рет қаралды 11 М.
AM - 11 - Carry Save Multiplier
17:59
NPTEL-NOC IITM
Рет қаралды 14 М.
CombCkt - 1 - Implementing Any Boolean Logic Function
24:48
NPTEL-NOC IITM
Рет қаралды 24 М.
AM - 2 - Full Adder Circuit Implementation
28:44
NPTEL-NOC IITM
Рет қаралды 11 М.
High Speed Adders: Carry-Skip or Carry-Bypass adder
15:47
Dr. Sangeeta Joshi
Рет қаралды 21 М.
AM - 1 - Ripple Adder Introduction
21:06
NPTEL-NOC IITM
Рет қаралды 14 М.
Binary Adder - Carry Skip Adder (Carry bypass adder)
7:27
Computer&Electronics
Рет қаралды 3 М.
SeqCkt - 7 - C2MOS Flop
41:19
NPTEL-NOC IITM
Рет қаралды 12 М.
How to treat Acne💉
00:31
ISSEI / いっせい
Рет қаралды 108 МЛН