Support the channel becoming a Patreon: patreon.com/allelectronics
@andersonnobre51632 жыл бұрын
I am a brazilian electronic tecnician. I have learned Telecom in yours electronic YOU TUBE Channel. THANK you my dear teacher Greg!!!!!😎😎😎
@FanMaoyi Жыл бұрын
A great hand-on demonstration and explanation of the background theory! Thank yuo so much!
@canadian_spaceman2 жыл бұрын
I had always wondered how this was accomplished. Thank you for making a video about it! Very informative, and the paper is excellent.
@AllElectronicsChannel2 жыл бұрын
Thank you!!
@raziehakhlaghi4116 Жыл бұрын
Thank you so much, I have watched several videos to find out what a clock recovery is but didn't get any clue, and now I can find it out. Although I know nothing about electronics, your explanation makes it easy to understand. Thanks again.
@trappedinthefuture Жыл бұрын
Thanks so much for this! I've spent almost two weeks failing to do clock recovery on an NRZI signal using a CD4046 PLL chip. I just couldn't figure out why it loses lock as soon as any zeroes appear in the data stream. Analog is not my forte and I had a horrible time working with the 4046. I decided to try a digital solution and your Arduino method works flawlessly for NRZI with some small modifications. Absolutely brilliant!
@AllElectronicsChannel Жыл бұрын
Amazing!
@PanosKontogiannis5 ай бұрын
great video, the best I have seen so far explaining the phase detector and bit recovery clock. You could implement the pulse edge detector in software by attaching two interrupts (a rising edge and a falling edge interrupt routine) performing the phase sensing.
@YUNGeggFoo Жыл бұрын
Thank you for the clear explanation
@MIsam-fv9kb2 жыл бұрын
Great video 👌.I think you should advertise your channel in the bigger electronics channels because you deserve more subscribers and Electronics engineers out there are missing great stuff.
@AllElectronicsChannel2 жыл бұрын
Thanks! The best way is you helping me spreading the content !
@umpoucosobreconhecimentos2 жыл бұрын
The best channel of analog and digital signal ever.
@AllElectronicsChannel2 жыл бұрын
Thank you!
@gabriele83393 ай бұрын
awesome video. I’s been wanting to understand this exact process for months
@AllElectronicsChannel3 ай бұрын
Glad you enjoyed it!
@tishakalongi4934 Жыл бұрын
Thanks for the video! With all the visualizations and hands on it was way easier to understand! After this video the slides of my prof make way more sense haha
@AllElectronicsChannel Жыл бұрын
Hahaha welcome!
@_wave64_2 жыл бұрын
Interesting introduction and explanation of the digital PLL with the NCO. Instantly reminded me of the horizontal sync mechanism in old TVs, where sampling the horizontal deflection ramp by the sync pulse generated the error voltage for the horizontal oscillator. Pretty sure the digital PLL is the same idea. Great videos, great channel!
@AllElectronicsChannel2 жыл бұрын
Really nice, I didn’t know that old TVs used this technique. Thanks!
@DeepaGouravaram8 ай бұрын
Excellent video, crystal clear understanding.. thank you for putting this together,
@AllElectronicsChannel8 ай бұрын
Glad you enjoyed it!
@pixiepaws99 Жыл бұрын
EXCELLENT explanation!
@dan77ring32 жыл бұрын
I want to thank you for your videos!, I Have thanks to them built a VCO and bought to many frequency counters :). Thanks for the inspiration!!
@AllElectronicsChannel2 жыл бұрын
Hahahahahah!!
@abhiruplahiri110 ай бұрын
That’s a good one, essentially the use of low bandwidth PLL is equivalent to using a very high Q (Q>> no. of consecutive bits) band pass filter after the edge detector. Using such a band pass filter too, will help recover the clock.
@AllElectronicsChannel10 ай бұрын
Exactly!
@lawrencenwaogo66582 жыл бұрын
Thank you so much for this great video, you have explained this topic very well.
@AllElectronicsChannel2 жыл бұрын
Thanks !!
@marcuslim3513 Жыл бұрын
Awesome video! You are a great engineer and a brilliant communicator. Keep it up!
@AllElectronicsChannel Жыл бұрын
Thank you very much!
@TheRemo1762 жыл бұрын
Excellent video ! I have a question, why did you choose 9° as the phase lock target ? I understand that this allows the data signal to settle before taking a reading, but by that logic why not choose 180° so that the reading falls right "in the middle", furthest away from the rising and potential falling edge ? Thank you !
@AllElectronicsChannel2 жыл бұрын
There not a reason.. I only chose 90 deg. 90deg is also a common phase of equilibrium in hardware PLL, when using the XOR phase detector
@ruhnet2 жыл бұрын
Incredible explanation-thank you so much for this!
@AllElectronicsChannel2 жыл бұрын
Thanks my friend!+
@rjordans2 жыл бұрын
Nice one again! Maybe another step could be to use the recovered clock and persistence on the data trace to make this into an eye diagram and check the quality of your data line 😀
@AllElectronicsChannel2 жыл бұрын
😏😏😏🤫🤫
@10lbslighter Жыл бұрын
Good one. Thank you for creating the video. Take a lot of effort - with lab setup etc. It is highly appreciated. My brain is 10 lbs heavier after this video - the burden of knowledge. :)
@AllElectronicsChannel Жыл бұрын
Haahahahha
@gammaleader962 жыл бұрын
Very nice, my previous experience with clock recovery was mostly that it is a pain in the butt. I had to implement it in a FPGA for my Master thesis, where I didn't really have a spare PLL. I built a similar approach though, since the bitrate was known but could have some tolerance, I started with an edge detector, and counted the time between the pulses, I then took the minimum time and averaged it. I then took this to correct the expected bitrate. I works fine, however when there are VERY long bitstreams of only 1s or only 0s, it gets pretty inaccurate. To prevent this, very long pulse times get sorted out. This turned out to be very stable.
@AllElectronicsChannel2 жыл бұрын
Nice!! I have used that technique I called feedforward clock sync. This technique also happened me when I made tesla coils, using a FPGA you can compensate the on/off delays of the IGBTs. It is safer because a closed loop pll could destabilize killing the power bridge !
@CSFitness1 Жыл бұрын
Aren’t long sections of 0’s/1’s avoided by using special coding schemes that create a more balanced bitstream?
@AllElectronicsChannel10 ай бұрын
Yes !
@GaygurkeАй бұрын
Thank you! That video was great!
@AllElectronicsChannelАй бұрын
Glad you liked it!
@francescoesco123 Жыл бұрын
That was amazing.
@AllElectronicsChannel Жыл бұрын
🙏🏼🙏🏼
@asherv.43322 жыл бұрын
Very clear explanation. Thank you.
@AllElectronicsChannel2 жыл бұрын
Thanks!
@amanuelnigatu4621 Жыл бұрын
Thank you for making this video...tnx man
@iPatroni2 жыл бұрын
Very interesting and well explained. Thanks.
@AllElectronicsChannel2 жыл бұрын
Thanks!
@SandeepKumar-jj7zi2 жыл бұрын
Nice, quite useful to know of NCO, i think it can be used to used to implement a digital PLL for a grid connected inverter..
@AllElectronicsChannel2 жыл бұрын
It is a perfect use! Replace the edge detector with a zero crossing detector and voala!
@shabeesatsangi11 ай бұрын
one the rare video _ thanks for sharing
@AllElectronicsChannel11 ай бұрын
Glad you enjoyed it
@seanbosse2 жыл бұрын
This is awesome. Thank you!
@AllElectronicsChannel2 жыл бұрын
🙏🙏🙏
@abhishekshakya1250 Жыл бұрын
excellent explanation
@AllElectronicsChannel Жыл бұрын
Glad you liked it!
@industrialdonut768111 ай бұрын
Excellent video! I was able to implement in arduino and then on FPGA since actually for a 9600 baud rate, an arduino running at 8MHz may actually only get a signaling rate of like 40KHz since here you have to implement the NCO in software and the phase alignment logic. That's as fast as my main loop would run at least, so there's basically no fine control over the phase to be 9 degrees lol. My recovered clock WAS shifted properly for reading the UART but I believe the phase is entirely due to the mentioned slowness. It happens to make a good phase angle for the data signal to stabilize at 9.6KHz... but I wanna do faster shit like USB next. Oh also, yeah I did this on my FPGA too, and the difference was that it locked on 100% to the edges pretty much perfectly as soon as I could just get the verilog to compile. That's the difference from 100MHz and like (in the range of) 100KHz
@AllElectronicsChannel11 ай бұрын
Great!!
@Elektronik-12 жыл бұрын
Hallo! Habe ich da am Anfang "...and in DIESEM Video" gehört? Aufgrund deiner Aussprache hab ich immer angenommen, dass deine Muttersprache Englisch ist, stimmt das gar nicht? Wo wohnst du?
@AllElectronicsChannel2 жыл бұрын
No!
@parasvaish32392 жыл бұрын
Beautifully Explained, fantastic work sir. I will be regularly following the channel for videos and spread the good word too. Keep up the good work. By the way which is the preferred method to support the channel via patreon or YT super thanks, I have heard that YT takes a cut at its end
@AllElectronicsChannel2 жыл бұрын
Thank you so much! I think patreon is nice platform.
@oqueeuseisobre Жыл бұрын
Gregory! Sabe muito!!!!!
@kb3khs Жыл бұрын
Great explanation of the digital PLL. I'm just a simple hobbyist. I'm trying to recover a clock from an analog carrier signaling digital data via phase shift keying. I was curious. How could you recover a clock from that? It seems like edge detection is a different beast in this regard. I think delaying the signal and doing math on the samples is still applicable, but obviously XOR won't work. I tried simply dividing and that generate pulses on phase(edge) transition... but only if my delay signal was at a specific phase relationship to the realtime signal. Is this the wrong approach altogether?
@AllElectronicsChannel Жыл бұрын
I have a video showing a squsting loop bpsk detector. Take a look. It is basically a PLL over the signal squared. Squaring removes phase information, pll locks to that and its output is a stable reference to further decode the bit stream
@tejshah81972 жыл бұрын
Thank you so much
@AllElectronicsChannel2 жыл бұрын
Thanks
@dan77ring32 жыл бұрын
I would like to ask you a question. Can a crystal filter "coulour" the output frequence due to the crystals oscilation? For example: imput 10mhz and get a frequency out that dont correspond exactly with the input frequency due to the crystals in the filter?
@김성훈-r9c2q9 ай бұрын
선생님 감사합니다
@lucasmarjona2 жыл бұрын
Tardé 2 ns en saber que eran 90 grados y no 9 jaj. Muy buen video. Nice english too! Salut!
@AllElectronicsChannel2 жыл бұрын
😁😁
@breedj12 жыл бұрын
Cool. Well explained
@AllElectronicsChannel2 жыл бұрын
Thanks!
@lawrencenwaogo66582 жыл бұрын
Hi, thanks for the video, watching for the second time. I have a question, could this setup work using SFP, CPRI and optic fibre? Thanks once more in advance.
@AllElectronicsChannel2 жыл бұрын
Of course! It is used
@lawrencenwaogo66582 жыл бұрын
@@AllElectronicsChannel Can you prepare a course on that, from basics to advanced, I am interested in that (if affordable or free), I want to capture the entire workflow. Thanks
@shvansedeeq37762 ай бұрын
quick question. what are the consequence if you oversampling it even shifting the sync signal with 90 degree? like would the detector go on the edge?
@AllElectronicsChannel2 ай бұрын
Hi, I did not get. For the digital version I demonstrated, the system is running oversampled.
@te97812 жыл бұрын
Great video have a question though..it might be long but bare with me.. to my understanding in ethernet UTP 100mbps we use 4b/5b coding with NRZI to increase the number of transitions (edges) so we don't loose the phase lock of the clock.. in fiber though we are using NRZ not NRZI so multiple 1s or multiple 0s in data can cause loosing the clock synch due to edges absence.. how this is solved in fiber ?
@AllElectronicsChannel2 жыл бұрын
Thanks man! I don't know the exact case of fiber.. A common technique is called bitstuffing It is very simple: we force a transition when we have a long stream of zeros or ones. USB uses this technique. For example, we can add a transition always we have more tha 5 zeros/ones 000000000 -> 0000010000 The receiver knows this and ignores the bits inserted
@te97812 жыл бұрын
@@AllElectronicsChannel I think this is the correct answer ..thanks again for the great video
@HowlingDeathАй бұрын
I'm CSE student, and trying to understand this PLL thing. Guys at 7:35 , "If we have bit rate of 1200 bits ...pulse will be of 1200 Hz.." My Question is : once we detected edges/pulse of input signal (which will have different widths/distance between pulses dependent on data for example 110001, so the pulse would be like **|***| (*=diff volt representing bits 1 or 0 , edges=|), right?) , how do we get correct clock? . Also (7:35) why pulse repetition rate would also be 1200 Hz, which is dependent on data bits. for examples a data like 1001111100110 wouldn't have edges/pulse of same interval. would it?
@HowlingDeathАй бұрын
@AllElectronicsChannel plsss help me understanding it
@rangowang9432 Жыл бұрын
I have a question. From spectrum of the NRZ encoded signal, we can find that the bit rate is 1200Hz because the notch happens in 1200Hz. From 1200Hz, it's enough to get CLK. However, why do you still want to get 1200 from Spectrum of signal edges?
@AllElectronicsChannel Жыл бұрын
Hi! You need information at 1200Hz to recover the phase of the clock. Seeing the notch is notch exactly knowing the phase!
@rangowang9432 Жыл бұрын
@@AllElectronicsChannel You means that from the notch we can get 1200Hz,but not the phase of CLK, so we still need to get signal and spectrum of the signal edge from which we can get the phase by PLL?
@AllElectronicsChannel Жыл бұрын
Even more than that.. you are seeing the notch because you are a human... but there is not energy there, there is no way to "capture" the notch.. to "measure" the notch. When we detect the edges we are generating energy at 1200Hz. Energy that we can measure with the PLL, lock on it...
@rangowang9432 Жыл бұрын
@@AllElectronicsChannel Thanks so much! I totally understand my question. Really thanks, the funny thing is that my none of my teacher have ever taught me that and I always feel confused about the basic concept. Thanks!
@saneel198810 ай бұрын
Super awesome!
@AllElectronicsChannel10 ай бұрын
Thank you! Cheers!
@ahyungrocks55094 ай бұрын
At the FFT waveform, there were peaks at 1.2KHz, 2.4, and 3.6. Why does 2.4 and 3.6KHz come from?
@AllElectronicsChannel4 ай бұрын
The frequency components of time domain pulses are also "peaks" in frequency, spaced by the 1 / T, where T is the repetition period of the pulse.
@setitthen11 ай бұрын
Hi could you explain: the two characters ? : in the following syntax why are they there PORTB = (nco) ? (PORTB | (1
@AllElectronicsChannel11 ай бұрын
Search for Ternary operator
@setitthen11 ай бұрын
@@AllElectronicsChannel thank you for your prompt reply.
@matthewgilliam772011 ай бұрын
I love your stuff
@AllElectronicsChannel11 ай бұрын
Thanks man!
@sadlittlesinnerАй бұрын
Forgive my dumbness, I was always confused by clocks and still am. Have a question: So If I for example. continuously have data 00110011... and PLL is locked thinking clock is actually 2x slower - and now I get data 01 - it won't be recovered correctly? Or did I get everything completely wrong?
@sadlittlesinnerАй бұрын
Ok I think I found online that training sequence and type of encoding where each bit is represented by transition is what helps this?
@AllElectronicsChannelАй бұрын
Yes! And also: the PLL will not think the clock is 50% lower... The PLL is designed to correct for deviations.. like 5 ppm (100 * 5 / 1000000) %
@tenminutetokyo2643 Жыл бұрын
That’s nuts!
@AllElectronicsChannel Жыл бұрын
Thanks man!!
@gkamendje2 жыл бұрын
Hello, how should the PLL design change when the frequency of the NRZ data is variable (varying for example from 40Khz to 640Khz)/
@AllElectronicsChannel2 жыл бұрын
You need to vary the center frequency of the NCO to match the data rate.. So the PLL makes smalls adjusts to align the NCO.
@gkamendje2 жыл бұрын
@@AllElectronicsChannel Thanks a lot. That's what I was thinking.
@rezafazli20057 ай бұрын
😍Thank you
@nova0302 Жыл бұрын
Hey! Bro! It's a great video and really appreciate your effort. I'm looking into your arduino code but it's not that easy to match your code with the diagram. Could you add some comments on the arduino code and some math equations for the diagram. Thanks Bro again!!
@AllElectronicsChannel Жыл бұрын
Hi man, thanks! The code have many layers of tricks/simplifications... Which parts you want to understand better? I can help you here
@nova0302 Жыл бұрын
@@AllElectronicsChannel Thanks for quick reply! I manage to understand most of the code except for one thing, "delay equalizer", can you elaborate on that part? What if i remove the code?
@AllElectronicsChannel Жыл бұрын
@@nova0302 Nice!! The "delay equalize" is a trick used to make the run time of code be the same for different branches. In this way, we have less jitter on the overall loop, because different paths of the code will need more/less time to execute. So probably I added the "delay equalizer" in a fast section of the code, to make the execution time of that branch more even in respect to other branches of code
@Marvin_Wang Жыл бұрын
It is great!!!
@AllElectronicsChannel Жыл бұрын
Glad you liked!
@Marvin_Wang Жыл бұрын
@@AllElectronicsChannel Sorry, can't find a way to contact with you, but really like your videoes, and could you help to confirm, if I can post your video on my channel, to spread your great energy?
@syedtahaquadri71539 ай бұрын
I dont understand when you say pulse repeatation rate will also be 1200HZ?? How can it be ?
@AllElectronicsChannel9 ай бұрын
What exactly you didn't get?
@HowlingDeathАй бұрын
Same
@sheikmohamed62383 ай бұрын
What happens when continuous 1's or continuous 0's are sent ?
@AllElectronicsChannel3 ай бұрын
You lose sync after some time.
@KayOScode2 жыл бұрын
Im not seeing how this works with oscillating or non constant clock frequencies. Very interesting though
@AllElectronicsChannel2 жыл бұрын
Frequency tracking depends on the loop order!
@electrotechelectrotech112 Жыл бұрын
Please help me I'm rf equipment repair work my requirement 22 ghz spectrum analyzer any old used
@sbybill3271 Жыл бұрын
Why is the baud rate edge visible?
@AllElectronicsChannel Жыл бұрын
hum, I did not understand the questio, hehe
@sbybill3271 Жыл бұрын
@AllElectronicsChannel I think my question isn't very clear. Apologies for that. Please see that at 4:53 the spectrum shows dips (notch) at regular intervals at the baud rate. What causes these dips to appear (become visible) in the spectrum?
@AllElectronicsChannel Жыл бұрын
It is a direct result of the phenomena of spectrum domain. The Fourrier transform of a pulse with finite width is a sin x/x with notches at the main frequency.
@sbybill3271 Жыл бұрын
@@AllElectronicsChannel That explains it well. Thanks ❤️
@ferashamdan42523 ай бұрын
❤
@RandomPlayer00710 ай бұрын
The best thing i did today is cmng across your channel, its our channel❤
@wecw19962 жыл бұрын
can anyone give real world examples for coth a corporate level and personal use level of this concept
@AllElectronicsChannel2 жыл бұрын
Real world examples?? Your message arrived at my phone passing 500 levels of clock recovery through all digital media it traveled!! 😝😝😝
@-.-aaa Жыл бұрын
baud rate is the same as symbol rate and should be in symbols/sec instead of bits/sec...some information can be misleading, so I tend to take it with a grain of salt...