Ladder diagram for NAND gate logic

Hi Friends.... Welcome !!!
This video will help you to understand how to use NAND gate logic in ladder diagram. The video tells you every condition related to this ladder diagram with explanation.
IMPORTANT :- In the video, horizontal line is rung and vertical line is power rail.
Like...Comment...Share...Subscribe !!!
Thank you !!!
My Playlists :-
1) Fluid Mechanics :-
• Fluid Mechanics
2) Thermodynamics :-
• Thermodynamics
3) Heat Transfer :-
• Heat Transfer
4) Mechtronics :-
• Mechatronics
5) Mechanical Measurement & Control :-
• Mechanical Measurement...
6) Finite Element Analysis :-
• Finite Element Analysis
7) CAD/CAM/CAE :-
• CAD/CAM/CAE
8) Material Technology :-
• Material Technology
9) AutoCAD :-
• AutoCAD Tutorials
10) GATE - Important Questions - Mechanical Engineering - Thermodynamics :-
• GATE - Important Quest...
11) GATE - Important Questions - Mechanical Engineering - Heat Transfer :-
• GATE - Important Quest...
12) Strength of Materials :-
• Strength of Materials
13) Refrigeration & Air Conditioning :-
• Refrigeration & Air Co...
14) Machine Design :-
• Machine Design
15) Automobile Engineering :-
• Automobile Engineering
16) Mechanical Engineering - Competitive Exams - Engineering Mechanics Preparation :-
• Mechanical Engineering...
17) Mechanical Engineering - Competitive Exams - Fluid Mechanics Preparation :-
• Mechanical Engineering...
18) Mechanical Engineering - Competitive Exams - Strength of Materials Preparation :-
• Mechanical Engineering...
19) Mechanical Engineering - Competitive Exams - Hydraulic Machines Preparation :-
• Mechanical Engineering...
20) Food Engineering :-
• Food Engineering
21) Electrical & Electronics Engineering :-
• Electrical & Electroni...
Instagram :- / mee_engg_youtube
Facebook :- / pratikspagade
Twitter :-
/ youtuber_pratik
Pratik S Pagade
#ladderlogicbasics #plcladderdiagram #plcprogrammingtutorial #pratikspagade #suggestedvideos #browsefeatures #youtubesearch

[@Anway826]

the vertical lines are rails and horizontal are rungs you made mistake

[@PratikSPagade]

I have given the correction of the same in the description of this video.

[@omkarnalavade3298]

If I'm not wrong, while you were stating 0= de-energized and 1= energized and down in the truth table A= 0 and B= 0 so Y= 1 how? You already stated that 0 means de-energized

[@PratikSPagade]

In NAND Gate Logic, switches are normally closed (NC) at start in ladder diagram & connected in parallel position. So when A & B are de-energized (0) still there is flow of current towards lamp. So lamp glows (ON) (Y = 1). When A & B are energized (1) then NC contacts of switches opened. So there is no flow of current towards lamp & lamp doesn't glow (Off) (Y = 0).

[@omkarnalavade3298]

Okay got it. Thank you. Actually I was referring with PLC's XIC and XIO command

[@PratikSPagade]

Welcome...

[@parthibansam4574]

Nice explain

[@PratikSPagade]

Thank you....

[@poshalasumanth3177]

The ladder diagram is drawn by you is different from TXT book

[@PratikSPagade]

Ok... Ladder diagram explained in the video is showing you how the logic gates used in the ladder diagram. It is correct.

[@mukilvanans551]

Thanks for the clear explanation brother...🙏🏾

[@PratikSPagade]

It's my pleasure brother....😊

[@amazingstar284]

Bro yisame koi trick nahi hai kya pata kaise karege ki konsi gate Mai parallel connect Karo yaa series Mai jaise AAP Kar rahe ho 🤔🤔

[@amazingstar284]

Please reply me brother 🙏

[@PratikSPagade]

Sari videos hai wo dekho aur table banawo ki kisake liye parallel use karana hai aur kisake liye series. For example OR ke liye kya use hota hai, Nor ke liye kya use hota hai. Ye activity karanese tumhe 1 common bata pata chalegi aur tumhe yad bhi rahega.

[@amazingstar284]

Ok brother 👍