The New CXL Standard

  Рет қаралды 22,323

Semiconductor Engineering

Semiconductor Engineering

Күн бұрын

Пікірлер: 20
@jaffarbh
@jaffarbh Жыл бұрын
That was brilliant, and answers the questions in my mind before even asking (about using multiple accelerators). Thank you guys
@SperlingMediaGroup
@SperlingMediaGroup Жыл бұрын
Glad it was helpful!
@echindaplatypus
@echindaplatypus 2 жыл бұрын
Fantastic video, thanks for all your hard work Ed.
@aliuzel4211
@aliuzel4211 3 жыл бұрын
Great video. Thank you.
@samc6368
@samc6368 2 жыл бұрын
Nice short tutorial ! I used to work few cubes from Gary at G*, he always explains simplified at any level. Thanks Gary.
@SperlingMediaGroup
@SperlingMediaGroup 2 жыл бұрын
Glad it was helpful!
@Alorand
@Alorand 5 жыл бұрын
What I would like to know is if this standard could help multiple GPUs share a workload in a scalable and low latency way that would improve on what is possible with SLI or Crossfire.
@surajby8089
@surajby8089 5 жыл бұрын
Have some queries: 1. How does CXL achieve low latency? Is it by introducing the device biases and multiplexing three different sub protocols? 2. What do you mean by dis-aggregation? How does CXL solve this problem?
@sumankumarpatra7115
@sumankumarpatra7115 4 жыл бұрын
1. Low latency: In comparison to the existing cache/mem protocols PCIe link is much faster 2. Dis-aggregation of the workload from CPU to accelerators
@alexisfrjp
@alexisfrjp 2 жыл бұрын
There is nothing special for low latency in the protocol, it's just the way you access data. For a DMA operation, instead of reading the DDR, you read the cache that has a lower read latency. It's a fake low latency characteristic.
@siddhiL-sd6ru
@siddhiL-sd6ru 6 ай бұрын
thanks
@chethanm5355
@chethanm5355 5 жыл бұрын
we can achieve Gen1 --> Gen3 speed without going to Gen5 in CXL ?
@sumankumarpatra7115
@sumankumarpatra7115 4 жыл бұрын
Yes...But it will, in application, defeat the purpose of high bandwidth
@chethanm5355
@chethanm5355 5 жыл бұрын
one query? CXL support Gen4 device ?
@sumankumarpatra7115
@sumankumarpatra7115 4 жыл бұрын
Yes. Gen3 and above
@anupganesh2767
@anupganesh2767 4 жыл бұрын
@@sumankumarpatra7115 : Native Gen3 device or it has to be Gen5 degraded to Gen3 ?
@vinayt7159
@vinayt7159 4 жыл бұрын
How to know full concept of CXL
@vinayt7159
@vinayt7159 4 жыл бұрын
Please suggest any one
@SperlingMediaGroup
@SperlingMediaGroup 4 жыл бұрын
Here are some additional resources in Semiconductor Engineering's Knowledge Center semiengineering.com/knowledge_centers/standards-laws/standards/compute-express-link-cxl/
@vinayt7159
@vinayt7159 4 жыл бұрын
@@SperlingMediaGroup Thank you so much i
CXL Vs. CCIX
15:00
Semiconductor Engineering
Рет қаралды 11 М.
Making Sense Of DRAM
18:09
Semiconductor Engineering
Рет қаралды 18 М.
Don’t Choose The Wrong Box 😱
00:41
Topper Guild
Рет қаралды 62 МЛН
小丑教训坏蛋 #小丑 #天使 #shorts
00:49
好人小丑
Рет қаралды 54 МЛН
Quilt Challenge, No Skills, Just Luck#Funnyfamily #Partygames #Funny
00:32
Family Games Media
Рет қаралды 55 МЛН
DeepSeek-R1 with Dynamic 1.58-bit Quantization
3:48
Tech Bytes and News
Рет қаралды 98
CXL in Next-gen Servers Will Make Today's Servers Obsolete
24:58
ServeTheHome
Рет қаралды 46 М.
PCI Express Physical Layer
54:59
Summit Soft Consulting
Рет қаралды 111 М.
AI Is Making You An Illiterate Programmer
27:22
ThePrimeTime
Рет қаралды 217 М.
Introduction to Compute Express Link™ (CXL™)
56:48
CXL Consortium
Рет қаралды 29 М.
GDDR6 - HBM2 Tradeoffs
13:41
Semiconductor Engineering
Рет қаралды 32 М.
What is PCIe?
10:03
Texas Instruments
Рет қаралды 123 М.
Die-To-Die Connectivity
15:48
Semiconductor Engineering
Рет қаралды 8 М.
Don’t Choose The Wrong Box 😱
00:41
Topper Guild
Рет қаралды 62 МЛН