Рет қаралды 30
Our VHDL crash course is concluded by introducing and motivating testbenches to verify the correct behavior of the designed model. Thereby, we introduce the basic structure of a testbench and we explain commonly used VHDL statements for testing and debugging such as ASSERT that are not synthesizable in hardware.