Virtuoso Tutorial Part 1: Creating a Schematic

  Рет қаралды 60,665

CBEDOYA1084

CBEDOYA1084

Күн бұрын

Пікірлер: 13
@xfunnyx15
@xfunnyx15 8 жыл бұрын
Thank you very much for the tutorial... i couldnt find any useful beginner tutorial for this software but you saved the day
@spandandas200
@spandandas200 6 жыл бұрын
how did u get access to the mentioned libraries ??
@janviergalle
@janviergalle 8 жыл бұрын
Really enjoyed your lecture. You go slow with soft voice helping me digest the lecture and be able to breath, LOL . . Thanks a lot!! By the way, could you please explain why we need to connect the PMOS body to VDD and NMOS body to GND to at 9:12'
@rishavkumar9288
@rishavkumar9288 2 жыл бұрын
Pmos is pull up and nmos is pull down
@myyyyyahd
@myyyyyahd 8 жыл бұрын
thank you for this video , it is so helpful please i want to know the steps before this stage , i mean the setup i have a homework and i still can not make it work correctly PS: I am using the Xming/putty server
@vigneshjothee9677
@vigneshjothee9677 8 жыл бұрын
Friend...can you please tell me that how to make view certain properties such as region of operation on the side of the MOS..
@whateverittakes9000
@whateverittakes9000 4 жыл бұрын
region of operation can be shown in the sid of the MOSFET by editing the properties before entering the cell view of the schematic. In the virtuoso window, go to Tools -> CDF -> Edit, then select the library and the cell and go to the interpreted labels tab, you can edit the default properties from there
@NishaM-p5k
@NishaM-p5k 4 ай бұрын
Sir!! Can you please send the link for Cadence Software download
@xuanvan6423
@xuanvan6423 Жыл бұрын
How to fix font size in cadence library?
@souravdas5931
@souravdas5931 9 ай бұрын
Dear sir, I want to contact you. I am working on LUT based ring oscillator.
@deepakroy82
@deepakroy82 8 жыл бұрын
hii sir i want to know how to calculate output imp. of the current mirror circuit
@SarthakC7
@SarthakC7 6 ай бұрын
How to download and use for free
@myeee-rb8307
@myeee-rb8307 7 жыл бұрын
hi...wanna know how to add ncsu freepdk45 in cadence virtuoso
Virtuoso Tutorial Part 2: Simulating Schematic
8:29
CBEDOYA1084
Рет қаралды 22 М.
Cadence Virtuoso:: Design of NAND Gate Schematic  || Part-1.
20:55
Dr.HariPrasad Naik Bhattu
Рет қаралды 65 М.
Jaidarman TOP / Жоғары лига-2023 / Жекпе-жек 1-ТУР / 1-топ
1:30:54
OCCUPIED #shortssprintbrasil
0:37
Natan por Aí
Рет қаралды 131 МЛН
Intro to Cadence 1: Creating a Schematic and Symbol
4:34
Charles Clayton
Рет қаралды 91 М.
Design a CMOS inverter using Cadence Virtuoso
31:21
Think Electronics
Рет қаралды 63 М.
Cadence Virtuoso:: CMOS Inverter Layout  || Part-2.
19:41
Dr.HariPrasad Naik Bhattu
Рет қаралды 62 М.
Cadence Virtuoso:: CMOS Inverter  || Part-1.
26:31
Dr.HariPrasad Naik Bhattu
Рет қаралды 109 М.
Cadence Layout tutorial | Virtuoso tool for the design of CMOS inverter Layout
10:35
Virtuoso Tutorial Part 3: Creating the Layout (P1)
13:44
CBEDOYA1084
Рет қаралды 19 М.
Layout design and post layout simulation in Spectre
44:06
Learn Circuit Design
Рет қаралды 28 М.
Jaidarman TOP / Жоғары лига-2023 / Жекпе-жек 1-ТУР / 1-топ
1:30:54