Рет қаралды 345
Kay Li explains why design verification has become a bottleneck in the production of new chips, and how workflows used in software development can be applied to logic design to improve the situation.
Clip is from Episode 7 of the Microarch Club Podcast: microarch.club...
Microarch Club: microarch.club/
X / Twitter: / microarchclub