How to use PSUB2 layer In TSMC Foundry PDK

  Рет қаралды 2,806

Analog Layout Laboratory

Analog Layout Laboratory

Күн бұрын

Пікірлер: 19
@chakri254
@chakri254 2 жыл бұрын
Thanks for restarting the channel, i mean after so many days a new video uploaded in this channel
@analoglayout
@analoglayout 2 жыл бұрын
Not date's, it's almost 13 months - no videos, here on regularly videos will be uploaded
@chakri254
@chakri254 2 жыл бұрын
@@analoglayout thank you so much
@longqin9648
@longqin9648 2 жыл бұрын
Thanks for the video, it helped me out!
@avanthikathigazya6506
@avanthikathigazya6506 2 жыл бұрын
Thank u for continuing your videos
@tallabhuvanavaibhavreddy7960
@tallabhuvanavaibhavreddy7960 2 жыл бұрын
Good explanation
@harripoter7868
@harripoter7868 3 ай бұрын
Hi Sir , I am facing exactly same issue while performing LVS on 12nm tsmc finfet design , but i dont know whats the name of layer to add, can you help me in this regard ?
@analoglayout
@analoglayout 3 ай бұрын
All the tsmc foundry have same name, psub2 layer, but before adding this layer consult with your senior person
@ranjith8869
@ranjith8869 Жыл бұрын
In samsung foundry what is the name of this layer? Or any alternate layer are present Im facing 2 different vss i need to isolate one of the vss how to do?
@analoglayout
@analoglayout Жыл бұрын
Go for dnw - don't use psub2 layer, because this will not actually isolate the gnd, just for the lvs we are using this
@a.himanshu7673
@a.himanshu7673 6 ай бұрын
sir how can I download TSMC library pdk? Could you please suggest?
@analoglayout
@analoglayout 6 ай бұрын
Impossible to get tsmc pdk from outside, even to get this legally is very hard
@ravisaurav7269
@ravisaurav7269 2 жыл бұрын
Hi sir I have doubts which one i need to take supporter or navigator
@analoglayout
@analoglayout 2 жыл бұрын
You can be a supporter in youtube, but I'm not able to provided any additional training in the other membership.
@SASIDHAR-ol8ej
@SASIDHAR-ol8ej 2 жыл бұрын
At that time we need to maintain spacing between these two instances right.otherwise we will get base DRCD
@analoglayout
@analoglayout 2 жыл бұрын
No need to maintain od spacing, you can merge the od , how ever it's gng to connect to the same signal in the top level
@SASIDHAR-ol8ej
@SASIDHAR-ol8ej 2 жыл бұрын
@@analoglayout in 3nm of must continue but what am trying to say is we need to keep dummy in between also but substrate itself will get short right
@analoglayout
@analoglayout 2 жыл бұрын
@@SASIDHAR-ol8ej depends on the connection
@SASIDHAR-ol8ej
@SASIDHAR-ol8ej 2 жыл бұрын
@@analoglayout so at that time when we are doing placement right at that time only we need to take care.when we saw two separate bulks means we need to keep instance with sepate and minimum DRCD spacing
IC555 - Chip Die Layout
21:30
Analog Layout Laboratory
Рет қаралды 3,3 М.
TSMC 16nm VS 28nm Layout Comparison
25:55
Analog Layout Laboratory
Рет қаралды 1,3 М.
My scorpion was taken away from me 😢
00:55
TyphoonFast 5
Рет қаралды 2,7 МЛН
VIP ACCESS
00:47
Natan por Aí
Рет қаралды 30 МЛН
Antenna Problem in MIM Capacitor
18:40
Analog Layout Laboratory
Рет қаралды 4,3 М.
ESP8266 - Chip Die Layout
23:26
Analog Layout Laboratory
Рет қаралды 2,6 М.
When Students Redesign A TERRIBLE Plan
16:26
The Aesthetic City
Рет қаралды 1,6 М.
DNW Diode Extraction - Addition of Manual Guard Ring (Part-1)
17:06
Analog Layout Laboratory
Рет қаралды 2,7 М.
The First Amiga Virus - Something Wonderful Has Happened
17:05
Modern Vintage Gamer
Рет қаралды 102 М.
Xilinx ISE 14.7 Tutorial - How to Use (For HDL / VLSI Experiments)
19:17
Ring Oscillator Design & Layout (Part-1)
20:33
Analog Layout Laboratory
Рет қаралды 9 М.
DNW Diode Extraction - Layout Mistakes  (Part-4)
10:35
Analog Layout Laboratory
Рет қаралды 1,3 М.