Converting a Zynq*-7000 / Zynq UltraScale+* MPSoC Design to Agilex™ 5

In this course, I go over hardware differences of the Zynq UltraScale+* AMD* FPGA with the Altera® Agilex™ 5 device. I will go over converting primitives and intellectual property (IP) including the memory interfaces on the FPGA fabric along with the memory interfaces for the embedded systems. I talk about the differences in the I/O as well as the clocking between the two devices. I spend time on the differences between the embedded portions of the FPGAs and go over the flows for building the embedded software.
References:
www.intel.com/...
www.intel.com/...
www.intel.com/...
www.intel.com/...
www.intel.com/...
github.com/alt...
github.com/alt...
www.rocketboar...
www.intel.com/...
www.intel.com/...
www.rocketboar...
www.intel.com/...
cdrdv2-public....
www.intel.com/...
www.intel.com/...
www.intel.com/...
www.intel.com/...
www.intel.com/...
www.intel.com/...
www.intel.com/...
www.intel.com/...
www.intel.com/...