Design of Asynchronous BCD counter using JK flipflop

Hello
Here i explained how to design bcd asynchronous counter
Thanks for watching
watch my other videos also
My videos
Important days in June for the competitive exam : • Important days in June...
VHDL Full adder: • Easy way to write VHDL...
VHDL half Adder: • Easy way to write VHDL...
Design of mod5 counter: • Design of synchronous ...
TTL NAND gate: • ttl nand gate with tot...

[@hamzasaeed1160]

Great Mam. Your teaching style is awesome. I am from Pakistan and doing Electrical Engineering. Tomorrow I am having DLD paper. Thanks a lot. God bless you

[@hamzaabbasi6830]

Hamza Saeed mera ajj hy DLD ka 😀😀😀

[@meandmycraftideas1499]

👍

[@selimkahraman1097]

Thank you very much Mam. One of the best explanation about this topic, cheers :D

[@meandmycraftideas1499]

Most welcome!

[@aselectricalandelectronics0219]

Love u mame.... Excellent.... I can complete understand this 1st time....

[@meandmycraftideas1499]

Thank you

[@greenweed3253]

that intro though

[@luckypradana7324]

Thank you mam ,helped me so much cheers

[@meandmycraftideas1499]

My pleasure 😊

[@parthibanmuthukumaran5964]

Thanks mam👍👍👍

[@meandmycraftideas1499]

Most welcome and keep watching...

[@venkyrock2724]

Super explanation mam

[@meandmycraftideas1499]

Thanks

[@Ben-qb2uv]

what is the output of the circuit

[@neffex76]

Ty mam❤️

[@meandmycraftideas1499]

Welcome

[@gnanadeepikadande7109]

Excellent

[@meandmycraftideas1499]

Thank you

[@priyajha15]

Plzz also design BCD DOWN ripple counter with negative clock pulse

[@meandmycraftideas1499]

Sure....

[@vietnamsciencetoylab5846]

Synchronous please

[@KokoKoko-xu6nj]

D flip flop