Introduction to FPGA Part 7 - Verilog Testbenches and Simulation | Digi-Key Electronics

  Рет қаралды 18,789

DigiKey

DigiKey

Күн бұрын

Пікірлер: 14
@theomacphail7687
@theomacphail7687 2 жыл бұрын
This is an amazingly helpful series! Thank you for making the internet a more knowledgeable place.
@Ic37r011
@Ic37r011 2 жыл бұрын
Shawn you got me started with your class on Udemy. Then I stumbled upon this Digi-Key. I like your clear and clean instructions and explanations. Glad I found it.
@ShawnHymel
@ShawnHymel 2 жыл бұрын
Welcome, and thank you--I'm really glad you like my teaching style!
@seankayll9017
@seankayll9017 2 жыл бұрын
Great info as usual. Thanks Shawn!
@vaniaeli4392
@vaniaeli4392 8 ай бұрын
Muito Obrigado por democratizar esse conhecimento ❤
@CrimsonTide001
@CrimsonTide001 2 жыл бұрын
At some point can you cover clock networks/PLLs? Nearly every FPGA has a huge section of their datasheet discussing clock networks, clock pins, buffers, and a half dozen other things I'm never quite sure how they act together, if I need them, when I would need them, and how I use/interact with them in verilog.
@ShawnHymel
@ShawnHymel 2 жыл бұрын
I plan to show how to use the PLL in the IceStick in a future episode, but I don't plan to get into full clock networks. I'll also briefly talk about glitches and metastability.
@radekhladik7895
@radekhladik7895 2 жыл бұрын
And also a quick note: the # delay command needs to be terminated with semicolon ; or have a command with semicolon after it. So for example in the code: #10 rst_btn = 0; the #10 line is using the semicolon after the rst_btn=0
@ShawnHymel
@ShawnHymel 2 жыл бұрын
Ah! Good to know, thank you.
@johningram7399
@johningram7399 2 жыл бұрын
I looked at the solution for the challenge verses what was shown in the video for creating test benches and you would be hard pressed to come the final solution with out additional help and resources. The video covers a binary counter and challenge a FSM, I am not sure for a beginner how would solve it on your own.
@aleXelaMec
@aleXelaMec Жыл бұрын
Am i understand right, the simulation goes Only on the PC and not on the chip itself. Then how we can be sure that the simulator and the real chip will work the same?! Thanks for vids.
@sami-pl
@sami-pl 8 ай бұрын
Any pointers for automation of tests ?
@ze2411
@ze2411 2 жыл бұрын
How to display the value of parameters and localparamereters in the verilog code in gtkwave?
@Ali-wf9ef
@Ali-wf9ef 2 жыл бұрын
To the ones not very familiar with HDLs, I suggest using VHDL instead of Verilog. Much more features, very good structure and easier in simulation
НАШЛА ДЕНЬГИ🙀@VERONIKAborsch
00:38
МишАня
Рет қаралды 3,3 МЛН
2 MAGIC SECRETS @denismagicshow @roman_magic
00:32
MasomkaMagic
Рет қаралды 19 МЛН
Boolean Algebra And LUTs in FPGA
21:27
nandland
Рет қаралды 110 М.
Driving a VGA Display?! Getting started with an FPGA! (TinyFPGA)
11:26
The History of the FPGA: The Ultimate Flex
18:08
Asianometry
Рет қаралды 346 М.
What is a Clock in an FPGA?
18:58
nandland
Рет қаралды 54 М.
Introduction to Verilog HDL using Free Software Icarus, GTKWave, and VS Code
42:03
I've never seen ANYTHING like this before... Temple OS
17:57
Linus Tech Tips
Рет қаралды 4,2 МЛН
НАШЛА ДЕНЬГИ🙀@VERONIKAborsch
00:38
МишАня
Рет қаралды 3,3 МЛН