IC Design I | Finding CMOS Schematic from a simple layout

  Рет қаралды 32,728

EE Videos

EE Videos

Күн бұрын

Пікірлер: 21
@touhidahmed4402
@touhidahmed4402 6 жыл бұрын
Thank you Sir! Please upload more on complex layouts.
@yhyquy
@yhyquy 4 күн бұрын
Thanks❤You help us.
@JS-mz8lq
@JS-mz8lq 11 ай бұрын
Explained very clearly, thank you
@rubenbosch3831
@rubenbosch3831 Жыл бұрын
I loved the video, could you upload a video where a typical exam is solved? For example: Given the layout of the figure, it is requested: a) Bar diagram. b) Diagram with transistor symbols. c) Circuit operation table indicating, for all possible combinations of its inputs, the state of the transistors, conducting network and its equivalent resistance, logic value at the exit. Indicate the expression of the logical function performed by the circuit. d) Assuming that a capacitance of 0.01pF is connected to the output, find the maximum delay produced by the gate and for what type of transition it occurs. Data: Rp = 3kΩ, Rn = 1kΩ.? ......
@Prince_6299
@Prince_6299 2 жыл бұрын
Thank you so much for this video! It helps me a lot!
@malcolmdinz1912
@malcolmdinz1912 5 жыл бұрын
thanks for the clear and concise video!
@shrushtitripathi3873
@shrushtitripathi3873 2 ай бұрын
Thanks a lot sir
@wssz112
@wssz112 3 жыл бұрын
nice explanation and like your voice too :)
@S_P_S
@S_P_S 3 жыл бұрын
Can you make this kind of video? Your videos are really great.
@dianajeebful
@dianajeebful 6 жыл бұрын
Thank you, this was helpful.
@j83telbatalv
@j83telbatalv 2 жыл бұрын
Thank you so much
@Jas_01101
@Jas_01101 7 жыл бұрын
How do you know the transistors on the left are PMOS?
@Dawntech
@Dawntech 7 жыл бұрын
left? All the transistors in the upside are PMOS and all transistors in the downside are NMOS because the circuit was building using a complementary logic with Pull Up (PMOS transistors) and Pull Down (NMOS transistors).
@dimitarzhekov9550
@dimitarzhekov9550 5 жыл бұрын
PMOS body needs to be connected to VDD in order to be properly biased so it makes sense to be on the top
@mhamedhamadaembaby2502
@mhamedhamadaembaby2502 3 жыл бұрын
Thank u sir, but can you help me in solving such circuit
@c__a
@c__a 7 жыл бұрын
adamın hasısın.
@SaifAldeenAlseedi
@SaifAldeenAlseedi 7 жыл бұрын
thank you
@atiqwanumar4326
@atiqwanumar4326 5 жыл бұрын
correct me if im wrong sir. from the pmos logic you found, you just can do the opposite for the nmos. is it applicable for all circuit if we only just opposite the pmos to get the nmos? thanks in advance sir.
@dimitarzhekov9550
@dimitarzhekov9550 5 жыл бұрын
no, you cannot assume such thing unfortunately
@ahmadhabibpoor6288
@ahmadhabibpoor6288 11 ай бұрын
Bless on milk of you mother
@Ayah01
@Ayah01 Жыл бұрын
So unhelpful
IC Design I | Transistor Sizing and Resistance Matching
17:53
EE Videos
Рет қаралды 55 М.
IC Design I | Elmore Delay is SUPER EASY!
5:06
EE Videos
Рет қаралды 66 М.
PRANK😂 rate Mark’s kick 1-10 🤕
00:14
Diana Belitskay
Рет қаралды 9 МЛН
Car Bubble vs Lamborghini
00:33
Stokes Twins
Рет қаралды 40 МЛН
小路飞还不知道他把路飞给擦没有了 #路飞#海贼王
00:32
路飞与唐舞桐
Рет қаралды 77 МЛН
ТЮРЕМЩИК В БОКСЕ! #shorts
00:58
HARD_MMA
Рет қаралды 1,9 МЛН
How to draw Stick diagrams ?( VLSI )| simplified| With Examples
12:58
Karthik Vippala
Рет қаралды 200 М.
Stick diagram of a Boolean function || Explore the way
6:36
Explore the way
Рет қаралды 122 М.
VLSI Stick Diagram: Y = ~[(A+B+C)•D]
13:12
All Things Computer
Рет қаралды 6 М.
STICK DIAGRAM - simplified (VLSI)
10:33
Shrenik Jain
Рет қаралды 391 М.
CMOS NOR Gate Layout Design | NOR gate layout | NAND gate Layout
10:37
Explore Electronics
Рет қаралды 3,2 М.
Calculation of area from Layout/Stick Diagram(VLSI)
30:49
Knowledge Amplifier
Рет қаралды 44 М.
Stick diagrams | MOS layers | VLSI | Lec-24
15:42
Education 4u
Рет қаралды 24 М.
Stick diagram using Eulers graph
38:41
SAKTHI SPEAKS
Рет қаралды 40 М.
PRANK😂 rate Mark’s kick 1-10 🤕
00:14
Diana Belitskay
Рет қаралды 9 МЛН