Рет қаралды 129,415
This electronics video tutorial provides a basic introduction into the operation of the JK Flip Flop circuit which uses 2 two-input NAND Gates and 2 three-input NAND Gates. The JK Flip Flop circuit is an extension of the SR latch circuit with two additional NAND gates and a clock input. The invalid condition of the SR latch circuit is no longer an issue with the JK Flip Flop. When both J and K inputs are high with an active clock input, the output toggles back and forth between ON and OFF states.
Transistors - NPN & PNP:
• Transistors - NPN & PN...
Operational Amplifiers:
• Operational Amplifiers...
LED Flasher Circuit:
• LED Flasher Circuit
RC Phase Shift Oscillator Circuit:
• RC Phase Shift Oscilla...
555 Timer - Pulse Generator Circuit:
• 555 Timer IC - Low Fre...
LED Blinking Circuit Using 555 Timer:
• LED Blinking Circuit U...
_________________________________
555 Timer Signal Generators:
• 555 Timer Signal Gener...
Diode Logic Gates:
• Diode Logic Gates - OR...
Transistor Logic Gates:
• Transistor Logic Gates...
Logic Gates and Truth Tables:
• Logic Gates, Truth Tab...
3 Input Logic Gates:
• 3 Input Logic Gates Wi...
______________________________
SR Latch Circuit - Basic Introduction:
• SR Latch Circuit - Bas...
SR Latch Circuit - NAND Gates:
• SR Latch Circuit Using...
SR Flip Flop Circuit:
• SR Flip Flop Circuit W...
_______________________________
Final Exams and Video Playlists:
www.video-tuto...
Full-Length Videos and Worksheets:
/ collections