Ring or Vibrate | 30 Days of Verilog Coding | Day 26

Learn Verilog with Practice : www.whyrd.in/s... Please give your feedback here: forms.gle/JHnE...
Day27: • Design controller for ...
Today's video resources:
HDLbits : hdlbits.01xz.n...
To personally connect with me, follow me on :
LinkedIn- / rajdeep-mazumder
Instagram- / rajdeep.jgd
________________________________________
Watch Next:
VLSI interview prep series: • VLSI interview prepara...
VLSI Podcast: • VLSI PODCAST
VLSIgayan: • VLSIgayan
Start a VLSI project: • VLSI Project That Will...
Verilog roadMap: • Learn VERILOG for VLSI...
#whyrd #vlsi #verilog
Disclaimer: The following video and its contents are presented for informational purposes only. The author of this video has made every effort to provide accurate and up-to-date information based on their best knowledge and research available at the time of recording. However, the author cannot guarantee the absolute accuracy, completeness, or timeliness of the information presented.
it is important to note that the views, opinions, and interpretations expressed in this video solely belong to the author and do not necessarily reflect the views of their employer or any other organization with which they may be affiliated.
Viewers are reminded to exercise their own critical thinking and judgment when consuming the information presented in this video. The author , shall not be held responsible for any losses, damages, or consequences arising from the use or misuse of the information contained herein.

[@PilatesinSacramento]

Thank you! We’re already closing in on 30-days! Time’s flying!

[@BSrihari-y8p]

Bro please explain TCL language for physical design

[@S_R911]

could you please explain why and(&) and nor(~| ) are used?