SV-3: The Power of Inheritance | Synopsys

If randomization is the right hand of verification using SystemVerilog, inheritance is the left hand. This webisode will enlighten you on what inheritance means in OOP, and how it easily enables you to create different tests for verification without affecting other users of the verification environment on your team and without having to change your existing tests and test environments.