SystemVerilog Classes 8: Constraints

  Рет қаралды 21,921

Cadence Design Systems

Cadence Design Systems

Күн бұрын

Пікірлер: 20
@anastasiacunningham
@anastasiacunningham 2 жыл бұрын
This course series was really concise and informative! Thank you!
@Duramen131
@Duramen131 10 ай бұрын
What a good primer series. Definitely one I will recommend to new verification engineers. Thanks for posting it
@hamzaelhawary6808
@hamzaelhawary6808 6 жыл бұрын
Indeed this was very useful. Simple and to the point. Thank you
@gantisubash7901
@gantisubash7901 8 ай бұрын
The course was very informative and well delivered. Thanks!
@tientranmanh798
@tientranmanh798 2 жыл бұрын
Thank you so much. Your video is extremely helpful for me.
@kakakapo8225
@kakakapo8225 5 жыл бұрын
It is incredibly useful , Thank you Brian !
@rgarciaf071
@rgarciaf071 5 жыл бұрын
Really good and concise!
@astghikavagyan1119
@astghikavagyan1119 4 жыл бұрын
Thank you for a very useful class!
@mohammedkhatib6290
@mohammedkhatib6290 Жыл бұрын
Thank you Brian! it was so useful :)
@LowMelaninLife
@LowMelaninLife 2 жыл бұрын
It was very very useful, thank you very much! :D
@yufan-yang
@yufan-yang 3 жыл бұрын
Hi, Thank you Brian ! it is really useful. Would you mind to share the ppt ? Thanks
@S_P_S
@S_P_S 3 жыл бұрын
That was a wonderful explanation. But I have a doubt. In the conditional constraints part, the first method (without the if-else method) suggests if the first part occurs then the second part only occurs. Is it reversible?
@mr_official_tech7734
@mr_official_tech7734 6 жыл бұрын
Can you please explain how to achieve randomization without using Rand key????
@ishwarbannur7228
@ishwarbannur7228 6 жыл бұрын
use builtin construct $random to assign a random 32 bit variable
@briandickinson7771
@briandickinson7771 5 жыл бұрын
If a property of a class is declared without the rand modifier, it can still be randomized by passing it as an argument to the randomize method. However ONLY the properties passed to the randomize method are randomized. So if you want to randomize both rand and non-rand properties, you may need two calls (see below). Also a non-rand property does not have a rand_mode switch. e.g. class randclass rand bit[1:0] randp; bit[1:0] staticp; endclass randclass c1 =new(); initial begin ok = c1.randomize(); // randp randomized ok = c1.randomize(staticp); // only staticp randomized ...
@thamizhazhagi2627
@thamizhazhagi2627 4 жыл бұрын
vlsicsinfo.blogspot.com/2020/07/how-to-randomize-non-random-variable-in.html?m=1
@gurunamsinghpanwar5080
@gurunamsinghpanwar5080 5 жыл бұрын
what is the benefits of distribution constraint and what is the benefits of giving the weight to our random number in constraints .can you explain this..
@briandickinson7771
@briandickinson7771 5 жыл бұрын
Without distribution, randomization probability is uniform, i.e. every possible value is equally likely. With dist, you can change the probability of values to make them more or less likely to appear in randomization. Good example would be the parity of a data packet. If you declared a single bit switch to control parity (1 = good, 0 = bad), and randomized the switch without constraints, then you would get 50% chance of bad parity. Maybe for your verification you only need 10% of packets to have bad parity. Therefore you could use a dist constraint to set the probability of the switch to be 90% good(1) and 10% bad(0) as follows: {switch dist {0:=1, 1:=9};} Of course you'd probably want to use an enumerate for the switch type, but that's a different story..
@attila3028
@attila3028 4 жыл бұрын
It is useful, thank you.
SystemVerilog Classes 7: Class Randomization
7:39
Cadence Design Systems
Рет қаралды 17 М.
Easier UVM - The Big Picture
20:39
Doulos Training
Рет қаралды 36 М.
Гениальное изобретение из обычного стаканчика!
00:31
Лютая физика | Олимпиадная физика
Рет қаралды 4,8 МЛН
We Attempted The Impossible 😱
00:54
Topper Guild
Рет қаралды 56 МЛН
Why Consider SystemVerilog for Synthesizable RTL
41:01
Cadence Design Systems
Рет қаралды 10 М.
SystemVerilog Classes 5: Polymorphism
8:21
Cadence Design Systems
Рет қаралды 22 М.
SystemVerilog Classes 6: Virtual Methods and Classes
7:14
Cadence Design Systems
Рет қаралды 19 М.
Easier UVM - Scoreboards
17:12
Doulos Training
Рет қаралды 18 М.
Course : Systemverilog Verification 2 : L2.2 :  Fork-Join in Systemverilog
8:41
Systemverilog Academy
Рет қаралды 11 М.
What is the UVM Factory?
7:55
Cadence Design Systems
Рет қаралды 17 М.
UVM-1: UVM Basics | Synopsys
9:11
Synopsys
Рет қаралды 85 М.
Гениальное изобретение из обычного стаканчика!
00:31
Лютая физика | Олимпиадная физика
Рет қаралды 4,8 МЛН