If their is error in bit stream generation for system verilog program by writting verilog wrapper then what should I do for generating bit stream.
@Crypto_Hodl2 жыл бұрын
Do you sell bitstreams mate 🤔?
@AustinTronics2 жыл бұрын
Funny you should say that. If it is a relatively simple bitstream design, I'd most likely publish how I made it on my channel and put up the src code on my GitHub. But if it's more advanced, I'd consider selling it. This has been something I've been looking into recently.
@Crypto_Hodl2 жыл бұрын
@@AustinTronics I would like to chat to you about fpga and a possible bitstream what's the best way to message you directly ?
@AustinTronics2 жыл бұрын
@@Crypto_Hodl Discord chat would be best. You can find the Discord invite link somewhere on my about page.
@bonfiggy56202 жыл бұрын
@@AustinTronics could you do a bitstream for ergo mining??
@AustinTronics2 жыл бұрын
@@bonfiggy5620 It's proof-of-work based so it makes sense to accelerate the algorithm and it seems like the ergo market isn't oversaturated with ASICs/FPGAs...yet. They put on their website "ASIC-resistant"...I'm curious why they say that. In any case, if there is enough interest within the community, I could look into making one.