4,000,000,000,000 Transistors, One Giant Chip (Cerebras WSE-3)

[@leonardmilcin7798]

This cooking range-sized CPU emits actually 10x more heat than a typical cooking range. That is just crazy.

[@endeshaw1000]

you can literally heat your house with it, even in deepest winter :)

[@SaHaRaSquad]

@@endeshaw1000I too am a fan of house heating that can do computation as side effect

[@christopherleubner6633]

It is about the same as a clothes dryer, which is far less than I thought it would need. 24kW isn't too bad, a basic watercooling system with a pre chiller radiator would be fine. The 5V or 3V bussing would be nuts though, the amps would be 8000 at 3v and just under 5000 at 5V. 😮

[@miemiemiedesu]

Best Device for Training AI Cooking

[@noticing33]

Connect to a floor heating system 😂

[@jackdoesengineering2309]

The yield is 100% because if it doesn't work you get a bangin cool frisbee !

[@carstenraddatz5279]

If a manufacturing defect knocks out a single core, you still have 900k minus 1 other cores. The design caters for that.

[@RubixB0y]

It's called "catch" because when you don't catch it, the game is over 🙃

[@richr161]

​@@carstenraddatz5279if the average yield is 80% your going to have 20% of the chip be dead weight. Don't see the benefit of this design than just breaking the wafer down. You're not worried about size or space requirements at that scale.

[@carstenraddatz5279]

@@richr161 Worries exist, especially with this type of chip. However at that scale you are very worried if you are TSMC and only get 80% yield. Customers won't come back if you don't improve that. Realistically you're aiming for north of 97% yield or so, I hear.

[@richr161]

@@carstenraddatz5279 Tmsc yield is literally published average at 80% with peaks of greater than 90% on a leading node. I'd assume the nodes they keep around for companies who don't use leading edge are in that range, with all optimization going into yield rather than performance.

[@jolness1]

This is such a cool idea. Never can get over what a wild idea it is to have a die that is a full wafer with the round parts lopped off.

[@kellymoses8566]

Imagine showing this video to someone 30 years ago.

[@afc8981]

They would probably approve. It's like a giant AI mainframe.

[@10lauset]

Imagine showing this video to someone in China today.

[@JohnSmith762A11B]

Imagine showing it to Alan Turing. It would be like that scene where the archeologists get to Jurassic Park and see actual dinosaurs.

[@Eugensson]

Imagine showing this video to someone 30 years from now in the future?

[@fracturedlife1393]

What someone? John Connor. What future? 1984.

[@shmookins]

I'm gonna need more thermal paste.

[@henrik2117]

😂👍

[@nicknorthcutt7680]

😂😂

[@j.lietka9406]

It should have its own cooling system, like a freezer!

[@cef-ym3gb]

I hear it's offered in 55 gal drums. 😂

[@TechTechPotato]

Tubes per chip, rather than chips per tube

[@seeibe]

Don't think this was what Moore had in mind when he formulated the law 😅

[@hrdcpy]

Correct. He imagined a trillion-dollar company limiting users to 64GB of storage in order to push cloud solutions.

[@INFINITY-f1m]

​@@hrdcpyGood old apple and its supporter

[@jackdoesengineering2309]

Bitcoin miners are now selling the heat generated into an industrial process. Datacentres may soon follow suit. They really need a way to recapture the energy costs

[@Ang3lUki]

Our monthly reminder that it was never really a "law" in the scientific sense

[@Great.Milenko]

@@Ang3lUki thats why i always called it "Moores lore"

[@ProjectPhysX]

If only Cerebras hardware had OpenCL support and wouldn't need an own proprietary language! Would open doors to HPC/simulation workloads way beyond AI.

[@RahulAhire]

They do support HPC simulation, right? I do see cerebras SDK supporting scientific computing. I might assume it will need some workaround.

[@forceofphoenix]

OpenCL? Vulkan is the real shit ;-)

[@MeriaDuck]

24kW through that PAVER of a 'chip' (the term chip was meant for little pieces of silicon if I recall correctly, we need another name...). That thing needs a proper cooling tower, how does one even route 24kW at low voltage trought all that without it going woosh. That's a feat of engineering proper.

[@FreeOfFantasy]

This channel has a video about the Tesla Dojo chip. I'm guessing the power solution is similar.

[@dnmr]

if it's not a chip it's the whole potato

[@MeriaDuck]

@@dnmr my potato brain hadn't made that link yet 🤣🥔

[@fracturedlife1393]

It's a SLAB.

[@handlemonium]

​@@dnmrbut can it run Cyberpunk 2077......100% path traced?

[@JanMagnusson72]

Moore's law is based on the observation that transistor density used to double every 18-24 months. This product does not even use the latest process. If anything it indicates that Moore's law is no longer applicable. Moore's law was never about performance.

[@wombatillo]

Strictly speaking Moore's law was originally about the actual number of transistors per chip. Originally the TTL and NMOS and whatever chips were 5x5 mm max. so the chip size was fairly limited. The process generation improvements are of course what kept this cycle going until maybe 2012 but after that it's been a combination of increasing the chip size and shrinking the transistors. Moore's law was never thought to apply to one square foot silicon chips.

[@Poctyk]

@@wombatillo Funny enough in 1975 article(?) Moore actually noted that increase in die size was part of how doubling transisor count was achieved

[@jhoughjr1]

It never was a law and never held. Its just tech priests moving goalposts because ppl will ooo and ahhh over the lies.

[@jhoughjr1]

@@wombatilloit never held. Had it ever held we be subatomic densities by now.

[@jhoughjr1]

@@Poctykso his "law" isnt even clearly defnined.

[@BaBaNaNaBa]

bro is holding the holy grail casually in his arms 😱

[@LemonsRage]

and literally taking a bite out it

[@radugrigoras]

Lol “bro” at the minimum Dr. Bro.

[@FodrMichalych]

@@radugrigoras, esquire

[@GuidedBreathing]

That golden coco bar looking thing is probably more expensive than a normal coco bar looking thing

[@charleshendry5978]

A La Monty Python 😂

[@gensteps923]

Yesterday when this news broke I looked for a video on It, couldn't find it so I found your vid on WSE-2. Now today you deliver on the news regarding WSE-3. Nice work

[@eonreeves4324]

it's crazy to think of the amount of work that goes into creating these and then to sell 9 or 10 of them a year. it shows how niche the market is for this kind of processor

[@matthewsjc1]

I remember at one point in the 90s changing the jumpers on the motherboard to overclock my pentium from 60 mhz to 66 mhz, but never finding a way to cool it enough to remain stable. At the time I would’ve been thrilled to have that 10% jump in performance. My brain may have melted knowing that in 2024 I’d have multiple machines (including portable ones!) that are note only multi-core, but run at BILLIONS of cycles per second.

[@brodymiller9299]

I need two of those, that way I can have 1 core for each pixel to get 100,000 fps

[@fukushimaisrevelation2817]

I need a 900,000 core computer for blackjack and duck hunting, ah forget the duck hunting.

[@jolness1]

A fellow person of culture I see. Always happy to se a futurama reference.

[@fukushimaisrevelation2817]

@@jolness1all i know is my gut says maybe

[@Wingnut353]

I can hook you up with a Whitebox P133 256Mbits of ram, 28.8k softmodem, and an advanced windows 95 OSR2 operating system. I can throw in a parallel ports scanner and HP B&W letter quality printer if you like also built like a tank.

[@handlemonium]

Now we can hunt ducks made of Dark Matter 😏

[@paulmichaelfreedman8334]

Nah, half a million should do fine.

[@eyescreamsandwitch52]

2:14 His intrusive thoughts won there for a second

[@DigitalJedi]

Ian's just kinda like that sometimes. Gotta have a little nibble from time to time.

[@gustamanpratama3239]

Can't wait to see what kind of performance boost the next gen Wafer-Scale Engine 4 will bring us!!🤤 Imagine that it will be using 2nm Forksheet GAA or 1nm CFET tech

[@TechTechPotato]

I asked. Was told to wait

[@Wingnut353]

@@TechTechPotato hold yer horses potato man they says!

[@yancgc5098]

Considering they went from 7nm to 5nm for WSE-3, the next logical step will be TSMC 3nm for WSE-4

[@jonjohnson2844]

Peter bites? He’s never bitten me.

[@honkhonk8009]

Hey Lois, this reminds me of that time I made an AI chip out of a whole wafer. hehehehehe

[@maxpower1337]

I can store my home movies at last.❤

[@njpme]

😂😂😂

[@jerrywatson1958]

You do a good job of pointing out the best features of the products you cover. It makes it easier to follow for us non computer scientists. I also like that you mention a products shortcomings with ways to work around them if possible.

[@simonstrandgaard5503]

Interesting following the progress of these chips. Mindblowing.

[@NoSpeechForTheDumb]

Moore's law is about logic DENSITY. It's not about more logic in a chip the size of a chess board LOL

[@n00blamer]

"the number of transistors in an integrated circuit (IC) doubles about every two years." -- Gordon Moore

[@NoSpeechForTheDumb]

@@n00blamer LOL what you posted is NOT Moore's Law. It's the simplistic theme park version spreaded by the media. The actual law is distributed over his article "Cramming more components onto integrated circuits" from 1965, where he referenced to the complexity in two-mil squares. Please do your own homework LOL

[@n00blamer]

@@NoSpeechForTheDumb In his original article, Gordon Moore stated the essence of what became known as Moore's Law with the following quote: "The complexity for minimum component costs has increased at a rate of roughly a factor of two per year... Certainly over the short term this rate can be expected to continue, if not to increase." This statement captures the crux of Moore's Law, highlighting the exponential growth in the number of components (transistors) that can be integrated onto a semiconductor chip at minimal cost, with the expectation that this trend would persist into the foreseeable future.

[@andychow5509]

Imagine if every cold country used these to heat buildings in winter. You could reduce heating costs to zero, and really get both compute and heat in virtually perfect harmony.

[@SteveSperandeo]

Thanks!

[@XIIchiron78]

Imagine sending an entire 100amp residential service into a single chip

[@cem_kaya]

This is one of the most interesting chips on the market. Happy to hear they are earned more money then they have raised.

[@techman2553]

Can't wait for the laptop version of the chip !!

[@dakoderii4221]

Since 2020, all the memes and parodies became reality.

[@AlexSeesing]

No potato for sir. With these kind of chips I can't get rid of the feeling I had around 1990. 80386 was kinda in our grasp but yet, RISC told us: Nope you won't. This feels kinda the same again.

[@AliMoeeny]

these numbers are mind blowing.Also one chip with that much memory to train models is lit,

[@SpencerHHO]

That single piece of silicon uses more power than my 200amp and 180 amp welders combined even when maxxed out. In fact it uses more than my entire house does 99% of the time. The stitching of rheticals is truly a remarkable innovation and something I want to learn more about. If I had to guess, I'd think there'd be a buffer in from the edge of the conventional masks then a second 'stitching' mask would be used to overlap rheticals and mark over them in a manner reminiscent of multi patterning in conventional lithography. Regardless of how it's done it's truly remarkable the level of precision and the fact that they can yield something this big on 5nm is actually insane. It seems they've exceeded their own expectations from what they initially set out to achieve. They were initially talking about being a few nodes behind but they're now basically on the leading edge and only one step from the absolute bleeding edge.

[@nicknorthcutt7680]

Astonishingly powerful, one hell of a CPU 😳

[@thaedleinad]

Imagine building a nuclear space station full of these things like a floating AI god.

[@Bob-of-Zoid]

Come on over, pop it on my Motherboard!! I want to try it!!

[@gerbil7771]

I can’t comprehend the scale of the capabilities these processors have anymore. It’s absolutely nuts.

[@cedivad]

How do you route 25,000 Amps worth of current to a pizza box? I know some ASIC miners from the ages past got around it by stacking multiple chips/cores together, meaning multiple 0.8V cores were combined to form a single 3V-something processing block, which reduces the current requirements and makes power distribution design easier/reasonable. Anybody knows if they are doing something similar here? I'm too curious.

[@jeffeast7983]

Yes, it also plays Crysis with max settings.

[@frankstrawnation]

I had to read a lot of comments to find this joke.

[@kellyeye7224]

I remember my first PC - ETI Magazine DIY computer called the Transam Triton. 8080-based and 256 BYTES of memory! Cost me £300 in 1978.

[@Bobby-fj8mk]

I still have an SDK 8085 kit.

[@sunnohh]

I cannot believe you held it that long without eating it 😊

[@jdogdarkness]

I rly want to know what the cooling situation is with this. What it looks like & what temperature is like.

[@50shadesofbeige88]

Now THATs a big chip.

[@xl0xl0xl0]

What kind of software / framework do they provide? I take it, it's not PyTorch or JAX? How hard is it actually to implement those models and the training code?

[@TechTechPotato]

Pytorch and tensor flow iirc. I didnt show the slide, but they stood up gigaGPT in 565 lines of code, vs 20000 for megatronLM. Both 175B parameters

[@danielfreeman8136]

Oh! Wafer Scale Integration was a hot topic in the 1980s. I didn't realise it was back in vogue.

[@lostinseganet]

@3:33 Wow 100% more performance from 7 to 5 nm so there should at least be another 100% boost worth of room from 5 to 3~2nm?

[@Walczyk]

that’s not how it works doofus

[@Void_Glitcher]

one thing I really want to see are smaller AI chips that are for personal/commercial use. I've messed with ai image generation and some other ai stuff but you can't really go any higher than 520x520 image quality with a middle ground GPU. if there are any products already like this please tell me.

[@tonyblighe5696]

Look at Mythic AI. Low cost low power AI chip using flash cells to store models and analog matrix multiplication.

[@hrdcpy]

A meeting room called "Cathedral Peak" that is located on the ground floor? 🤔

[@andredeklerk1069]

That has me thinking they have a South African around, with the meeting rooms following a famous peaks convention.

[@Phantom_Communique]

I had to double check the zeros in the title. Holy moly.

[@SimEon-jt3sr]

Amazing rundown thanks man

[@incription]

do we even have the data to train a hypothetical 24 trillion parameter model on this?

[@ernsailor9041]

I might be wrong but are you sure that'll fit in my phone, looks like it might be a tad too big but things can look bigger on the screen so who knows.

[@TechTechPotato]

😂👌

[@freedom_aint_free]

One day we will have a solid black monolith of nothing but transistors and memory, like the one in 2001 Space Odyssey !

[@danburycollins]

Man... how big is the CPU cooler??? Gonna need more thermal grease.

[@orangejjay]

Thermal grease?! Thermal pads are the way to go these days, my friend. ❤

[@danburycollins]

@@orangejjay I mean, that's probably true, but who makes them this large 🤣😜😃

[@gandalfgreyhame3425]

Is that chip from a single silicon slice? Or, more likely, a 12 x 7 array of individual chiplets stitched together?

[@unvergebeneid]

It's one piece of silicon (not silicone, that's a polymer). Hence the name wafer-scale.

[@TheReferrer72]

Wafer Scale implies one piece of silicon. It has a lot of engineering to get around defects, plus the cores are tiny.

[@salmiakki5638]

They claim it is monolithic

[@gandalfgreyhame3425]

@@unvergebeneid OK, I corrected the spelling.

[@gandalfgreyhame3425]

@@unvergebeneid The yield rate for such a gigantic single piece of silicon with over a trillion transistors must be really low. I mean I think the yield rates for standard size CPUs are only in the range of 10-20%. The chances for one or more defects to be present on a giant chip that is 84x larger in size must be enormous.

[@detdeet]

I mean obviously you can just increase the size of the dies and many companies are already doing that, but with that comes extra heat and moore's law still applies, since you're not packing more transistors into the same area, you're increasing the area to fit more transistors

[@Arcticwhir]

i really wonder how the software stack compares to nvidia, what does the inference training actually look like

[@goodfodder]

me too, devil is in the detail.

[@whyjay9959]

Do they also make chips out of single or a few tiles? Like from outside of the square. It's an interesting method, gets one thinking about how else it could be applied, like a CPU getting 2 or 4 still-attached tiles instead of 2 or 4 of the same chiplet. Also, imagine if we were using 450mm wafers; that might not have been a profitable transition for most uses, but for this and silicon interconnect fabrics it would've been different.

[@Wingnut353]

Its a single wafer... normally chips are made from a wafer just like this and then diced up into smaller chips... the reason chips are normally limited to smaller sizes is the projection system they use to image the chip only covers a small portion the rectangular areas you see on this wafer.... since they are doing all this on teh same wafer though they can put ultra high bandwidth links between the normal rectical scan areas... and link it all together. there is far more bandwidth available here than you would normally get even through an interposer since all the layers are there.... instead of it just being one layer through an interposer. Making GPUs like this might actually make sense...that said planar latency on this thing is probably quite "bad", its part of the reason vertically stacked cache on Ryzen x3d has low latency is that going vertical is faster than going sideways twice as far.

[@wolftheai]

Ok with that kind of power can we get a deep dive into the cooling system?

[@nicolasdujarrier]

Although Cerebras Wafer Chip in 5nm is a good step in the right direction, it is only an incremental step. I am on the firm belief that the disruptive step would be to integrate Non-Volatile-Memory (NVM) especially MRAM (ex: SOT-MRAM or VCMA-MRAM) on the Wafer (1 out of 2 800mm2 chip should be embedded NVM) as this would open tremendous new architecture opportunities. You could even envision Wafer-on-Wafer stacking of 2 wafers in a way that each logic core is surrounded in 3D with MRAM Non-Volatile-Memory. Furthermore different kind of AI cores on the same Wafer could be envision as a better fit to multi-modal AI model. It is still early days, but clearly it is the kind of technology Apple should be investing in…

[@Stadtpark90]

Archeologists in 6000 years: no idea what this did. Maybe an element to heat your food?

[@mickeygallo6586]

That's makes one hell of a schematic

[@Theodorus5]

2:15 I was waiting for him to do that 😄

[@starsunderer]

I thought of this year's ago, why not make a single chip out of all the chips on a wafer, or just 1 giant chip. I think keeping it round and putting extra memory on the rounded areas would be a next level thing to do at some point. Also, make a bigger standard size wafer.

[@jorcyd]

@5:06 was meant to be "a quarter of FP16 zettaflops", don't ?

[@TechTechPotato]

Yeah it was. Jet lag hitting hard!

[@nothinghere1996]

anamartic and wafer scale memory. happy days.

[@tori8380]

Won’t that need a huge amount of current and cooling?

[@antonisautos8704]

Bet youd be able to buy something with similar computing capability that only uses 150 watts and is 1/25th the size in just 10 to 15 years. Maybe less. Itll be cool to see what comes the closer we get to 2030.

[@unvergebeneid]

Why is it square and not round? Packaging reasons?

[@TechTechPotato]

I have a video that explains just that!

[@unvergebeneid]

@@TechTechPotato dammit, and here I thought I'm keeping up with your videos!

[@zwe1l1nkehaende]

@@TechTechPotato but in that video you said ~"thats why I don't expect to see round chips anytime soon, unless someone does a waferscale round chip". So since this is a waferscale chip, why not NOT trim the edges and use as much of the wafer as possible?

[@TechTechPotato]

The programming model changes a fair bit, especially with chained workloads. The edge corner cores end up burning power and being underutilised. Also cutting the thing would be trickier and more expensive. Then having similar cuts for power and IO. A rectangle keeps the shoreline identical and easier to design for

[@whyjay9959]

Check the comments on [Cerebras @ Hot Chips 34 - Sean Lie's talk, "Cerebras Architecture Deep Dive"]

[@D.u.d.e.r]

One of the kind, very unique solution only from Cerebras. They found a hole in the market otherwise they would be out of business by now and with inference cards and renting model they can also monetize pretty good as well.

[@catchnkill]

You get it all wrong. Cerebras' wse-3 chips will be used for training primarily. They are not for inference. They sold it as a whole system as a supercomputer system.

[@D.u.d.e.r]

@@catchnkill "Greetings to Chinese state hackers!" - u got it wrong and obviously u r not reading that I mentioned "inference cards" mentioning Qualcomm ASICs. Nice trolling though...

[@RedPillRachel]

The only thing that this video, and all of your other videos for a while now, is the meme-worthy "What's your minimum specification?" jingle you used to have... is there anybody else missing that or just me?

[@gustamanpratama3239]

I wonder whether or not they could combine WSE-3 with photonics interconnects/ interposer for between-chip communication and fiber optics for data flow between rack units and even between data centers to achieve an even faster system. there was this achievement last year by NICT for creating 22.9 petabits per second transmission in a single fiber, although it has 38 cores (or 24.7 Pb/s with better optimized coding), i mean this just demonstrates how fast a fiber and photonics in general can get, and it is just the beginning, this skinny glass can be even faster in the future. If they can incorporate these two (wafer size engines and photonics) maybe we can achieve zettascale in the near future, say five years

[@christopherleubner6633]

That is not only wafer scale, that looks like it used an entire 13 inch wafer. The fact that they can make a single IC die that big shows how far we have come. I can only imagine the amps required and heat extraction required for a CPU that size while running at full power. 😮😮😮

[@wombatillo]

How much does a 5nm process 300mm wafer cost at TSMC these days? $15000? That's a heck of an expensive chip even with no margins added for RDI, marketing, manufacturing outside the fab, distribution, sales, profit, etc.

[@ironicdivinemandatestan4262]

​​@@wombatilloThe WSE chips are sold for around $2 million, so the cost of the wafer is a drop in the bucket.

[@wombatillo]

@@ironicdivinemandatestan4262 The chip must really be worth it to have such valuation. The distributed memory and sheer bandwith is insane compared to h100 clusters and others.

[@Veptis]

Wait? Moore's Law was never size limited? So it's not just density alone?? I am most excited about the Qualcomm Cloud AI100 Ultra card tbh. It seems to be the best solution for workstation/researchers who mainly care about running evals which purely require inference. And 128GB per card... Would take like two A100 to match. And those costs easily 30k+ Please let Qualcomm know we want them! I am almost ready to pay 10k for a single card... If they can sell it to me, proof the software works and finally release some accurate benchmarks. Like I want to know what a single card can do for throughput with like a 70B model at FP/BF 16 Can they donate a WSE (1,2 or 3) to Fritz for dieshots? Also the door behind you spells MOOR - surely that's on purpose

[@Poctyk]

It is/was not about density but the total transistor count.

[@lucamatteobarbieri2493]

The specs are amazing. Did Cerebras reduce complexity like groq did?

[@Blackvipe1]

have they thought about cutting the chips then stacking them, and put cooling plates between the stacks.

[@DileepB]

Moore's Law is about transistor density in a monolithic piece of silicon. There are creative ways of driving performance despite the end of Moore's Law!

[@fundiambb]

does it run ark survival evolved tho?

[@Idoldissr.11]

Still... will it break the 60 fps barrier in Skyrim SE/AE? LOL (Just thinking out loud.)

[@thomasmurphy3927]

You're doing great bro. Keep it up. It was just yesterday you had a couple of thousand subscribers. Now look at you. 🎉🎉🎉🎉

[@Karthig1987]

Awesome video

[@tommolldev]

okay but what's the gemm/W, how are you guys solving non-stationary dataflow. inter core communication has an incredible power overhead. not to mention the developer nightmare of having to debug and troubleshoot non-deterministic compilation tools.

[@kingofstrike1234]

should other chips manufacturer follow them for their yeild redundancy

[@TheBestNameEverMade]

Why is it not circular and use the entire disk?

[@TechTechPotato]

You need shoreline bandwidth for external comms. That doesn't work well with rounded edges.

[@ironicdivinemandatestan4262]

According to Cerebras themselves, a rectangular design made I/O, cooling, and other things much more practical.

[@TheBestNameEverMade]

@@ironicdivinemandatestan4262 thanks!

[@ywtcc]

In finance, every time you see exponential growth, you know eventually it will level off. (Sometimes the bubble pops, that's not Moore's law, though.) It's a mathematical certainty, based on the nature of exponential growth. If your investment grows exponentially faster than the economy, sooner or later the economy's going to start fighting back. That's why those exponential growth curves always level off to new equilibria. With Moore's law, I think that inflection point happens when some minimum size is reached for transistors. Then, it's system sizes that increase to keep the growth up. However, here we're energy limited. It's a finite planet. The thing that's interesting is imagining what that new equilibria state must represent, approaching practical energy limits.

[@gregorymalchuk272]

The actual equilibrium we end up reaching matters a lot to the state of civilization. If integrated circuits had reached equilibrium in the mid 1970s, microcomputers would be hobbyist curiosities. If it was reached in the 1980s, we might have word processing and spreadsheets, but nothing more. If equilibrium was reached in the 1990s, we might have GUIs and a primitive Internet, but nothing more. If equilibrium was reached in the early 2000s, we don't get iPhones. If our current state is close to the equilibrium, we will miss out on general purpose AI, AI drug development and screening, simulated synthetic biology, fast protein folding modeling, longevity/biological immortality breakthroughs, etc.

[@ywtcc]

​@@gregorymalchuk272 It's starting to look like planetary intelligence is taking shape. In self preservation. The equilibria system size is proportional to the planet that houses it. To stretch beyond those boundaries would take not just a revolution in analysis, but also in capacity to use a lot of energy. Perhaps over a long period of time. Surely when spreading across planets, moore's law must have characteristics of a staircase function.

[@philmarsh7723]

I wonder how this would perform on electromagnetic FDTD solver such as OpenEMS?

[@Awave3]

This is the kind of chip that is going to wake up and become conscious as soon as it is plugged in.

[@johnpereztwo6059]

in 5 years sitting in desktops . 10 years sitting in tv sets .

[@nicholash8021]

I can't decide on Lennox or Carrier for the cooling.

[@Walczyk]

how much is it??? i need this for my research

[@eastindiaV]

I bought one of these, for 2 million dollars, so I can have a *THIRD* Firewall. That's right people, I have a server which is [redacted] in nature A second server, on a closed system, communicating via hardware devices, such as a micrsd card And, a 3rd server, with a more open, wireless capability, which is the WSE-3. This WSE, received, and transmitted data, capable of constructing a quantum computer, reminiscent of the second firewall. The WSE allows for seamless integration, from advanced, and sensitive systems, to the regular grid, via a wireless connection.

[@marsovac]

The numbers here are less important than "can you buy it? can you buy enough of it? can you easily deploy it instead of competing technologies like gpus?". I guess the answer is no, since GPU prices are going up, not down.

[@TechTechPotato]

Cerebras increased unit production 8x in 2023, and they're 10x this year again. One they've deployed over 200 and got an order for another 400 from one customer.

[@Safetytrousers]

Have technology, must bite it.

[@Iron_Condorr]

Hi, I'm here from "Tech Linked" 🎉

[@tomstech4390]

One of the few times Moores law is used correctly factoring in the cost, I'm not aware of another time it's actually kept true in the last 10 years.

[@tibbydudeza]

Holy smokes - what is the cooling and power requirements ???.

[@TechTechPotato]

24kW. They sell it as a system, self contained with cooling. Just plug in power and networking.

[@tibbydudeza]

Who would use such a beast - NSA ???@@TechTechPotato

[@eightsprites]

Had to create a motherboard to that one.

[@GuidedBreathing]

4 Trillion transistors; what is the optimized use case for this computing chip? If we compare this one to Nvidias solutions; what’s the main differences ? Thanks 🙏

[@exidy-yt]

This must play a mean game of Crysis. TBH this gives me hope I may just live long enough to be able to upload my mind to run on a CPU before I die.

[@renevandenbosch9967]

How old are you?

[@xeode]

out in the land of the 'on premise'

[@petergibson2318]

You could heat a village with that. Cooling it must be a nightmare.

[@GuidedBreathing]

How do one run this thing ? How many hair dryers of power does this one take? What is the use cases of this one; automated debugging of a large code base I can imagine is done in a snap.. curious of the business use cases

[@fepethepenguin8287]

24 hair dryers actually

[@ZoruaZorroark]

someday, we could see all this, but roughly in the same size chip found in a typical home pc's cpu