Accelerate RISC-V development with Tessent UltraSight-V

  Рет қаралды 63

Tessent Silicon Lifecycle Solutions

Tessent Silicon Lifecycle Solutions

Күн бұрын

Presenter - Dr. Francisca Tan
Product Manager, Tessent Embedded Analytics |
Accelerate RISC-V Development with Tessent UltraSight-V, a new RISC-V solution from Tessent Embedded Analytics.
Tessent UltraSight-V, is an end-to-end solution consisting of embedded IP and software designed to provide comprehensive, efficient debugging and trace capabilities that integrates with industry standard tools to further empower embedded software engineers in developing high-performance embedded software.
The integration of Tessent UltraSight-V on-chip IP modules and host software empowers engineers to efficiently diagnose the root causes of unexpected behavior and underperformance.
Utilizing effective, non-intrusive techniques such as encoded processor trace based on the Efficient Trace (E-trace) standard, logging, high-speed interfaces (USB 2.0) and DMA for fast code uploads, this solution minimizes debugging delays and accelerates SoC projects, to help ensure they meet their market deadlines.
_______________________________________________________________
ABOUT TESSENT SILICON LIFEYCYCLE SOLUTIONS
Tessent Silicon Lifecycle Solutions is a division of Siemens EDA (Siemens Digital Industries Software).
Tessent are widely recognized as the industry market leader in delivering design augmentation and linked applications that detect, mitigate and eliminate risks throughout the IC lifecycle. Tessent solutions help customers address their debug, test, yield, safety, security and optimization requirements for today’s most complex SoCs.
Tessent solutions fall into 2 key categories, Tessent Test and Tessent Embedded Analytics.
TESSENT TEST | Design for Test (DFT) and Yield Learning
DFT and yield learning products for logic, memory and mixed-signal devices.
The Tessent Test product suite provides comprehensive silicon test and yield learning applications that addresses the challenges of manufacturing test, debug, and yield ramp.
TESSENT EMBEDDED ANALYTICS | SoC Debug and Analytics
Tessent Embedded Analytics provides solutions for real-time debug and post-deployment analytics for RISC-V-based and other complex SoCs.
_______________________________________________________________
LEARN MORE
Visit the Tessent website: eda.sw.siemens...
Email: tessent@siemens.com
#Tessent #DFTmarketleader

Пікірлер
KALRAY | Optimizing Complex Software with Tessent Enhanced Trace Encoder
25:12
Tessent Silicon Lifecycle Solutions
Рет қаралды 98
Война Семей - ВСЕ СЕРИИ, 1 сезон (серии 1-20)
7:40:31
Семейные Сериалы
Рет қаралды 1,6 МЛН
Ozoda - Alamlar (Official Video 2023)
6:22
Ozoda Official
Рет қаралды 10 МЛН
Siemens EDA |  Last Shift Cycle ATPG with Ron Press
18:20
Tessent Silicon Lifecycle Solutions
Рет қаралды 98
Explaining RISC-V: An x86 & ARM Alternative
14:24
ExplainingComputers
Рет қаралды 485 М.
Insane Theoretical Physics Discussion with ChatGPT and DeepSeek
4:59
Unzicker's Real Physics
Рет қаралды 20 М.
Simon Sinek's Advice Will Leave You SPEECHLESS 2.0 (MUST WATCH)
20:43
Alpha Leaders
Рет қаралды 2,8 МЛН
Patryk Wychowaniec - Kartoffels - Emulating thousands of RISC V CPUs For Fun
46:49
Unified-Compute in RISC-V: Making RISC-V fit for AI/ML | Philipp Tomsich
15:35
I Spent 100 Hours Inside The Pyramids!
21:43
MrBeast
Рет қаралды 63 МЛН
Война Семей - ВСЕ СЕРИИ, 1 сезон (серии 1-20)
7:40:31
Семейные Сериалы
Рет қаралды 1,6 МЛН