Design Sequential Circuit from State Diagram using Flip Flops and Combination Logic Gates

  Рет қаралды 5,014

EE-Vibes (Electrical and Electronic Engineering)

EE-Vibes (Electrical and Electronic Engineering)

Күн бұрын

Пікірлер: 15
@SithumSithara-hp2cg
@SithumSithara-hp2cg 4 ай бұрын
THANK YOU VERY MUCH MADAM I DO KNOW WHY THESE SUPERB VIDIOES SO UNDERRATED 🤩🤩
@eevibessite
@eevibessite 4 ай бұрын
Kindly help to grow by sharing and subscribing
@SithumSithara-hp2cg
@SithumSithara-hp2cg 4 ай бұрын
@@eevibessite i m from sri lanka i shared to my univercity coleagues they all love this series play list
@eevibessite
@eevibessite 3 ай бұрын
Thank you means alot.
@rahelfarhad9946
@rahelfarhad9946 3 күн бұрын
Mam if we had to analysis the sequential circuit SR flip flop and in some way in the binary sequences i have S=1 R=1 then what should i do for A and A+? What should i put in the nexr state A+?
@eevibessite
@eevibessite 2 күн бұрын
We preferably do not design the sequential circuits using SR flip flop because of this undetermined state as it causes the glitch. Three types of the flip flops are used for designing sequential circuits that are: D ff Jk ff And TOGGLE FLIP FLOP.
@rahelfarhad9946
@rahelfarhad9946 8 күн бұрын
So u consider the unused states as dont care? So its true for both mealy and moore? Here is mealy and u considers 6 unused possibilities as dont care what if its was moore? Still be dont care?
@eevibessite
@eevibessite 7 күн бұрын
Yes to simplify the logic of FSM
@rahelfarhad9946
@rahelfarhad9946 7 күн бұрын
@eevibessite even if it's was mealy type sequence detector? Still u simply?
@rahelfarhad9946
@rahelfarhad9946 7 күн бұрын
Even its true for sequence detector to consider unused states as dont care?​@@eevibessite
@Mani-wq1de
@Mani-wq1de 3 ай бұрын
how to design this using T, SR, JK flip flops ma'am?
@eevibessite
@eevibessite 3 ай бұрын
Are you asking for the same problem ? Or just want to learn the design using other FFs. ?
@zainmalik0048
@zainmalik0048 13 күн бұрын
@@eevibessite for same problem with t flipflop
@SreepriyaDarshini
@SreepriyaDarshini 2 ай бұрын
Logic diagram eptii poturathu
@eevibessite
@eevibessite 2 ай бұрын
Thanks for your feedback. Please let me know if you have any specific questions about the logic diagram!
Design a Combinational Circuit that generates the 9's complement of a BCD digit.
9:49
EE-Vibes (Electrical and Electronic Engineering)
Рет қаралды 1 М.
Design Procedure for Clocked Sequential Circuits
19:06
Neso Academy
Рет қаралды 1,1 МЛН
Мясо вегана? 🧐 @Whatthefshow
01:01
История одного вокалиста
Рет қаралды 7 МЛН
The evil clown plays a prank on the angel
00:39
超人夫妇
Рет қаралды 53 МЛН
99.9% IMPOSSIBLE
00:24
STORROR
Рет қаралды 31 МЛН
Logic Gate Combinations
12:12
Computer Science Lessons
Рет қаралды 613 М.
0111 Sequence Detector-Using Mealy and Moore FSM
19:18
Easy Electronics
Рет қаралды 264 М.
U4 L3.1 |Design procedure for clocked sequential circuits | Design clocked sequential circuit
17:32
3 Hours vs. 3 Years of Blender
17:44
Isto Inc.
Рет қаралды 6 МЛН
Introduction to State Table, State Diagram & State Equation
10:34
Neso Academy
Рет қаралды 1,7 МЛН
7 Outside The Box Puzzles
12:16
MindYourDecisions
Рет қаралды 108 М.
Faulty Ubiquiti POE Network Switch | Can I Fix It?
31:22
Buy it Fix it
Рет қаралды 52 М.
A sequential circuit has two JK flip-flops A and B and one input x . The circuit is described by the
17:13
EE-Vibes (Electrical and Electronic Engineering)
Рет қаралды 5 М.
Мясо вегана? 🧐 @Whatthefshow
01:01
История одного вокалиста
Рет қаралды 7 МЛН