DVD - Lecture 2b: Verilog Syntax

  Рет қаралды 10,235

Adi Teman

Adi Teman

Күн бұрын

Пікірлер: 18
@AdiTeman
@AdiTeman 3 ай бұрын
Errata: At time @23:24 the default state of the Mux should (of course) be 1'bx (and not 4'bx on a one bit signal). Thanks @atharvaagiwal6051 for paying attention to this.
@VichhayChhuon619
@VichhayChhuon619 Жыл бұрын
Very well explained course. Definitely taking this till the end :) Absolutely loving it.
@AdiTeman
@AdiTeman Жыл бұрын
Great to hear!
@MinhNg180
@MinhNg180 Жыл бұрын
I didn't skip any second, really well explained
@AdiTeman
@AdiTeman Жыл бұрын
Thanks!
@atharvaagiwal6051
@atharvaagiwal6051 4 ай бұрын
In the default statement the output should be 1'bx. For 4:1 mux
@AdiTeman
@AdiTeman 3 ай бұрын
Haha, Great catch! This slide (and video) has been around for quite some time and no one ever pointed that out. This is not an error, per se, since it's just an X (and 4'bx is basically the same as 1'bx) and the simulator and synthesizer would (hopefully) disregard this, but it was for sure unintentional in the slide. Thanks for finding this. I will pin the errata!
@marioalvarado3347
@marioalvarado3347 22 күн бұрын
Thanks for the lectures. The playlist is very informative. How would you go about designing a programmable logic controller aka PLC?
@mcorrive12
@mcorrive12 11 ай бұрын
Thank you!
@AdiTeman
@AdiTeman 11 ай бұрын
You're welcome!
@nandinichalla686
@nandinichalla686 Жыл бұрын
It is very useful thank u sir
@AdiTeman
@AdiTeman Жыл бұрын
Always welcome
@venkateshiyer5073
@venkateshiyer5073 Жыл бұрын
Loved the session
@AdiTeman
@AdiTeman Жыл бұрын
Great!
@AlJay0032
@AlJay0032 Жыл бұрын
What happens when blocking and nonblocking assignments are intermixed?
@AdiTeman
@AdiTeman Жыл бұрын
Chaos... :) The truth is that there is pretty much a clear "definition", but zero-delay simulation can interpret them a bit differently. Things "may" work in simulation, but RTL simulation may not be equivalent to the gate level implementation and it also may depend on the synthesizer. Bottom line - don't do it!
@SakshiBhoosa-xc7mk
@SakshiBhoosa-xc7mk 6 ай бұрын
Can we get jobs in Rtl design by studying from this course?
@AdiTeman
@AdiTeman 6 ай бұрын
Hi, I think that's a difficult question to answer. This is a very short RTL tutorial - but it is indeed a good start. I think that you would need to practice writing a lot of RTL before getting accepted to a job based on your knowledge and there is a lot of good material around the web. But starting with this lecture, it will help.
DVD - Lecture 2c: Simple Verilog Examples
14:41
Adi Teman
Рет қаралды 7 М.
Teaching a Toddler Household Habits: Diaper Disposal & Potty Training #shorts
00:16
ПРИКОЛЫ НАД БРАТОМ #shorts
00:23
Паша Осадчий
Рет қаралды 5 МЛН
Object-Oriented Programming is Bad
44:35
Brian Will
Рет қаралды 2,3 МЛН
DVD - Lecture 3c: Library Definition
31:52
Adi Teman
Рет қаралды 9 М.
Tips for Verilog beginners from a Professional FPGA Engineer
20:12
FPGAs for Beginners
Рет қаралды 21 М.
how Google writes gorgeous C++
7:40
Low Level Learning
Рет қаралды 881 М.
DVD - Lecture 4d: Technology Mapping
21:29
Adi Teman
Рет қаралды 6 М.
Verilog, FPGA, Serial Com: Overview + Example
55:27
hhp3
Рет қаралды 10 М.
What La Niña Will do to Earth in 2025
19:03
Astrum
Рет қаралды 560 М.
before you code, learn how computers work
7:05
Low Level Learning
Рет қаралды 341 М.
I built my own 16-Bit CPU in Excel
15:45
Inkbox
Рет қаралды 1,4 МЛН
Teaching a Toddler Household Habits: Diaper Disposal & Potty Training #shorts
00:16