Functional Coverage vs Code Coverage

  Рет қаралды 13,471

Semi Design

Semi Design

Күн бұрын

Пікірлер: 17
@Harshavardhan-zi2vs
@Harshavardhan-zi2vs Жыл бұрын
You are explaining in real world industrial level, That is very helpful to understand the concepts Thank u mam !!
@thumma_raghava
@thumma_raghava Жыл бұрын
Wow super explanation.👌
@bhavanipachikura4166
@bhavanipachikura4166 Жыл бұрын
Super explanation madam
@karthikarthik3455
@karthikarthik3455 6 ай бұрын
Well Explanation, its clear all
@Golukumar-vj6kk
@Golukumar-vj6kk Жыл бұрын
Wow this is the real content
@Shivam-f5x2v
@Shivam-f5x2v Жыл бұрын
make a video on assertions..
@anand_kumar8405
@anand_kumar8405 Жыл бұрын
Wow you are the pioneer ma'am thank for sharing your valuable content ma'am plz share remaining cover bins
@gvenkatesh6671
@gvenkatesh6671 Жыл бұрын
please do set of txn and other topoics videos also....it's very useful to all folks thanks to your team
@dheerajchumble5602
@dheerajchumble5602 9 ай бұрын
Why i am getting no sound in any of the videos. 😑😒🙄😬
@kommulajnaneswari2090
@kommulajnaneswari2090 9 ай бұрын
how to convert above code for 32bit coverage report
@Shahidsoc
@Shahidsoc Жыл бұрын
Can you share slides
@chatgpt-learneverything
@chatgpt-learneverything Жыл бұрын
Can you share the slides Mam?
@chatgpt-learneverything
@chatgpt-learneverything Жыл бұрын
Mam I asked for the slides?
@saishankar-w2o
@saishankar-w2o Жыл бұрын
Mam i am having a question Consider your are having 4 masters and 4 slaves , all the slaves are address mapped means every slave will have start & end address.how to write a coverage which will ensure all the masters traffic go to all the slaves.
@SemiDesign
@SemiDesign Жыл бұрын
Whatever address size is there we need to create bins for its size, ex : 32 bit, accordingly we need create bins to cover all those 32 bits Then that functionality will be covered
@pd128
@pd128 6 ай бұрын
joke, say it test, not test case, it sounds like some thing like word with test ending with "icle" :)
Unleashing SystemVerilog and UVM: Introduction | Synopsys
9:08
The Best Band 😅 #toshleh #viralshort
00:11
Toshleh
Рет қаралды 22 МЛН
SystemVerilog Assertions From Scratch | Crack VLSI Interview #vlsi
1:23:36
SystemVerilog Assertions - Learning Curve
33:35
VerifSudha
Рет қаралды 427
Monolithic vs Microservice Architecture: Which To Use and When?
10:43
Google’s Quantum Chip: Did We Just Tap Into Parallel Universes?
9:34
How a Microcontroller starts
28:49
Artful Bytes
Рет қаралды 61 М.
Webinar | Introduction to the UVM Register Layer
52:00
Hardent, Inc.
Рет қаралды 10 М.
Learn Machine Learning Like a GENIUS and Not Waste Time
15:03
Infinite Codes
Рет қаралды 225 М.
Cross coverage w.r.p.t System Verilog Functional Coverage  "FC VIDEO #09"
17:46
The Best Band 😅 #toshleh #viralshort
00:11
Toshleh
Рет қаралды 22 МЛН