HWN - "SoC Design Engineer" Interview Question (Offsets)

  Рет қаралды 8,371

Hardware Ninja

Hardware Ninja

Күн бұрын

Пікірлер: 15
@xsirfr1958
@xsirfr1958 2 жыл бұрын
I think a better answer is to distribute the same reference voltage to 4 op-amp controlled current mirrors circuits. If you have 1 input: 4 output type mirror as you suggest, you will be limited in accuracy due to Vth mismatches in the FETs. If the reference is relative to GND, then the parasitic IR drop in the GND needs to be made the same for all 4 blocks.
@HardwareNinja
@HardwareNinja 2 жыл бұрын
Great answer, Robert! Op-amps will also suffer from offset problems as well as take considerable area/power. What you mentioned about the grounds is really important, you'd most definitely need a ground re-referencing circuit for each of these if we choose the op-amp route. We very much like your answer as it shows a different approach and showcases your problem solving skills! This is at the heart of interviewing. Thank you so much for being a part of the community!
@jiesteve
@jiesteve 3 жыл бұрын
So how do you regenerate the voltage ref at the destination blocks?
@alperkurt100
@alperkurt100 3 жыл бұрын
You should use same type of resistor according to your process at the destination block. Incoming current will flow through the resistor and it will regenerate the same voltage. These can be done with using bandgap reference. For instance, bandgap reference block will generate appropriate VGS for the current mirrors. These currents will be carried to the destination blocks and thanks to same type of resistor that we used in bandgap reference circuit voltage will be regenerated. Here same type of resistor is very important so that we can regenerate same voltage for PVT analysis. Note: You can use LDO block in order to regenerate the same voltage somewhere near to the destination blocks if you want to filter the noise and increase the PSRR response of the circuit. This will be significant for the destination blocks that needs very clean VDD.
@HardwareNinja
@HardwareNinja 3 жыл бұрын
Hi James, The reference voltage is produced by the Vgs of a receiving diode connected device. This Vgs can be different at every corner of the IC. However, since we're sending current, even if the Vgs voltages are different the mirror currents will all be the same. We hope that made sense. Let us know if you still have any doubts!
@jiesteve
@jiesteve 3 жыл бұрын
@@HardwareNinja I though the problem statement was to distribute a VREF into the receiver blocks.
@jiesteve
@jiesteve 3 жыл бұрын
@@alperkurt100 ok so this method you need to assume the far apart resistors are matched and you can also have a delta between bias generator ground and the receiver ground, right?
@HardwareNinja
@HardwareNinja 3 жыл бұрын
@@jiesteve You're correct, the problem statement is to distribute a voltage reference to each of the 4 corners of the IC in such a way that they're all biased identically.
@ninjanuggetsbrozhaf441
@ninjanuggetsbrozhaf441 Жыл бұрын
I have an interview next week for my intern and i dont even understand any of this😢😢
@coolwinder
@coolwinder 2 жыл бұрын
Point: Use currents for phisicaly seperate devices.
HWN - MOST-STRUGGLED Hardware Engineer Interview Question
7:36
Hardware Ninja
Рет қаралды 12 М.
HWN - Real "Analog Design Engineer" Interview Questions
7:04
Hardware Ninja
Рет қаралды 25 М.
Гениальное изобретение из обычного стаканчика!
00:31
Лютая физика | Олимпиадная физика
Рет қаралды 4,6 МЛН
小丑教训坏蛋 #小丑 #天使 #shorts
00:49
好人小丑
Рет қаралды 52 МЛН
Support each other🤝
00:31
ISSEI / いっせい
Рет қаралды 79 МЛН
HWN - "20-year Analog IC Designer" vs Our Team (Interview Question)
9:58
Google’s Chip Designing AI
13:18
Asianometry
Рет қаралды 193 М.
HWN - Real "Touch Sensing Hardware Engineer" Questions
7:55
Hardware Ninja
Рет қаралды 13 М.
Discussing System On Chip (SoC) - Computerphile
14:53
Computerphile
Рет қаралды 200 М.
SoC Design and Verification Flow
5:47
Cadence Design Systems
Рет қаралды 2,6 М.
ASIC Engineer at Nvidia Q&A | Interview
7:35
Placement Interview
Рет қаралды 26 М.
HWN - Analog Design Interview Question
9:30
Hardware Ninja
Рет қаралды 19 М.
5 Dangerous Things to Avoid Saying In a Job Interview
12:57
Don Georgevich
Рет қаралды 7 МЛН
HWN - Analog Interview + Dojo Challenge
8:50
Hardware Ninja
Рет қаралды 2,6 М.