How to Eliminate Layout Induced Oscillations

To download the project files referred to in this video visit: www.keysight.co....
In this video you will learn how to predict and ultimately eliminate layout induced oscillation using EM analysis. We all know that in any real, fabricated circuit, substrate layout coupling or parasitics may induce unwanted effects such as oscillation. The procedure described can be used for Surface Mount Circuit, MMIC or Chip and Wire Module design, accurately predicting the performance of your circuit and saving costly errors and re-spin due to layout induced oscillation.
Throughout the process we will be utilizing EM analysis engines integrated within the ADS/EMPro design environment (Momentum for planar EM analysis and EMPro FEM for analysis when magnetic absorber is present).