Latches and Flip-Flops 3 - The Gated D Latch

This is the third in a series of videos about latches and flip-flops. These bi-stable combinations of logic gates form the basis of computer memory, counters, shift registers, and more. In particular, this video covers the gated D latch, otherwise known as the data latch or simply the D latch. It begins by reviewing the gated SR latch, including the risk of making both inputs high at the same time which results in a race condition and therefore an unpredictable state. It then shows how this problem can be overcome by a gated D latch. Two ways of building a gated D latch are covered and its behaviour is illustrated with a timing diagram. The videos that follow this one build upon the principles covered here and include the clocked D latch, edge triggered pulse latches and the master slave D type flip flop.

[@fortimusprime]

Quite literally the best resource on the internet. No unnecessary information, straight to the point, simply done, and animated. THANK YOU for this

[@nemanjasolaja4951]

You're a life saver My professor doesn't know how to explain this very well Don't get me wrong, he knows his stuff But he just isn't good at teaching Thanks to you i actually got an A on the test

[@rougeleroux6803]

I got fed up by cringy Indian tutorial videos..finally found these videos your a real life saver

[@drghamfatima1776]

I haven't understood a word out of those Indians. This man is a life savior.

[@rhoualemkarim]

I've searched everywhere for better explanations on this subject, and I am so incredibly glad that I stumbled upon your videos. They are fantastic and I sincerely thank you for creating and sharing these!

[@inafridge8573]

These videos made my Digital Electronics class so much easier to follow. Thank you.

[@ComputerScienceLessons]

You are welcome KD:)

[@satanicmonkey666]

These are high quality videos, thanks for the clear explanation.

[@drghamfatima1776]

Thank you thank you thank you, that was so simple and informing and you did a wonderful and great job demonstration l. PLEASE continue making these videos.

[@ComputerScienceLessons]

You are most welcome - and thank you :)KD

[@danielstoy171]

Thank you so much! Finally understand timing diagrams because of this video

[@dhrubajyotipaul8204]

I LOVE YOU! ♥♥♥ You are so good at teaching this! I LOVE YOU! ♥♥♥

[@ComputerScienceLessons]

💖 :)KD

[@sagetao4589]

Thank you, The video was very patient and concise in explaining the concepts and was very useful

[@ComputerScienceLessons]

You are most welcome. Glad to help :)KD

[@HisMajesty99]

You are actually a hero, thanks so much

[@HeatherHolt]

Bless you, sir, you are my hero.

[@ComputerScienceLessons]

Thank you. Glad to help :)KD

[@zanzaraloggan3713]

You saved my life.

[@ebrahemsewar5105]

The best channel ♥♥♥ thank you doctor ♥

[@raedbishtawy1]

Thx a bunch siri genuinely appreciate your work

[@ComputerScienceLessons]

You are most welcome :)KD

[@bradyroth4936]

cramming before my dig logic final tmr thank you

[@ComputerScienceLessons]

You are welcome. The best of luck to you :)KD

[@fish7455]

Beautiful honestly

[@ComputerScienceLessons]

You're very kind. Thanks :)KD

[@yomaru_1999]

best video to explain D latch

[@natheerkhaswaneh1245]

Amazing explanation, simple words, nice animation, and informative video. Many thanks.

[@jesscobb353]

I finally understand gated d latches. Thank you!

[@wardarafiq8300]

thanks for sharing with us you are such a nice teacher ،

[@ComputerScienceLessons]

You're welcome. Naughty students might disagree with you. :)KD

[@Mandrag0ras]

I really liked the first two videos, but this one is very confusing. One thing I don't understand is why this circuit is called a latch when it does not latch actually. The difference in its behavior is clear when compared to the previous video (#2). This circuit does not work with pulses (see 2:28). It requires that the D input is already latched/sustained in order to operate like the latch it is supposed to replace (gated SR latch). The output Q is latched only as long as the Set button (D input) is sustained. Up to this point, Q acts as a buffer for D without any latching properties. It doesn't only fix a problem of gated SR latch, it also changes its operation. Another problem I see in this explanation is the behavior of the E input which is a little bit different here. In the previous video, the role of the E input was only to enable or disable the functionality of the set and reset buttons/signal. In this circuit the E input has also another function. It can affect/change the output (see 4:19 , 5:58 and 6:13). Anyone care to clear up my confusion?

[@adamyusoff9688]

great explanation man. thanks a lot

[@ComputerScienceLessons]

You're very welcome :)KD

[@plutomessi21]

i have subscribed you with 2 accounts. Thank you sir

[@ComputerScienceLessons]

You're welcome. You're welcome :)KD

[@delevoxdg]

This is awesome

[@ComputerScienceLessons]

Thank you :)KD

[@delevoxdg]

@@ComputerScienceLessons it's a shame i wasn't able to find a JK flip-flop video on your channel. Don't get why is supposed to be acting as a toggle at 1 1. The funny thing is that my teacher wasn't able to explain it to me :D

[@cardflopper3307]

These are excellent videos thank you very much

[@dragonmade8243]

Remarkable!

[@edouarddelbar6342]

Looks like the lines between the NAND gates should be red at t=91s. Am I wrong?

[@stevenmcg1986]

Great information! Than you for all the help!

[@kyew5173]

This is beautiful

[@EileenGATech]

you are amazing

[@ComputerScienceLessons]

Thank you :)KD

[@syed_ehtsham_9]

nice video thanks

[@asherorourke8967]

Terrific. Really terrific.

[@ComputerScienceLessons]

Thank you. :) KD

[@navneetsarkar7659]

thank you so much dude

[@ComputerScienceLessons]

You're welcome :)KD

[@Sheeeeshack]

Have you written any books on the subjects? Computers?

[@engenhologia]

Bravo!

[@ComputerScienceLessons]

Thank you :)KD

[@youssefhesham771]

thank you so much for your effort

[@gabtt4516]

If you were my teacher I would have the best grades I've ever had

[@ComputerScienceLessons]

You flatter me. Thank you :)KD

[@adityab7318]

2:29 Hey, shouldn't this only be an and gate, not a nand gate please? For the inputs, not the SR latch part

[@richardosborn159]

thank you

[@ComputerScienceLessons]

You are welcome :)

[@yatessnyder1490]

what.. before you said the nand gated SR latch is active low.. because both S & R are always high..

[@AnNguyen-kv2mh]

Sir, I love you.

[@ComputerScienceLessons]

Love you too. :)KD

[@self-righteousjudgementalw8545]

That unpredictability could be useful in ways can it? That has the potential to be an A randomizer of sorts.

[@arlenestanton9955]

Can you show the Boolean expressions and talk a little bit about them

[@ComputerScienceLessons]

I'll take a look at it :)KD

[@sinembilgeguler952]

can d latch only be with nand gates?

[@theofanismourselas1412]

I don't understand why when we have D=0 and En=0 we continue getting Q=0 . If I am correct , after the 1st upper NAND we get 1 and after the first down NAND we get 1 . How can we determine then that Q=0 ??? It isn't obvious from the logic diagram of NAND...Anyone help please ??

[@onasecondthought1363]

very informative,thank you.

[@ComputerScienceLessons]

Thank you for the feedback. :)

[@anterkod]

Thanks for the videos :)

[@ComputerScienceLessons]

You're welcome :)

[@franciscoabusleme9085]

Excellent

[@Egosumali]

excellent thank you!

[@user-cm8xr7qf8v]

extremely useful,tks

[@ComputerScienceLessons]

U R Welcome

[@jonamjoseph-um2ym]

It's good

[@BillPark-ey6ih]

I will buy you a dinner for saving my life.

[@ComputerScienceLessons]

If we ever meet, mine's a cheeseburger :)KD

[@huyhungle6062]

I have to log in to say thank you.

[@ComputerScienceLessons]

You are very welcome. Your comment is greatly appreciated.

[@Since-vd5cn]

thanks alot!!!!

[@xy5572]

best ever!!

[@davidginono625]

What about the jk flip flop

[@ComputerScienceLessons]

Should have a video on this in a couple of weeks - I hope. Rather busy with the day job at the moment I'm afraid :)KD

[@davidginono625]

@@ComputerScienceLessons were can i learn for Multiplexer and decoders

[@ComputerScienceLessons]

Hi David. If you watch my playlist on DRAM, you will see that decoders and multiplexers are covered to some extent in parts 3 and 4. :)KD kzbin.info/www/bejne/f16ciYqqmbySedE

[@guidocedrone7208]

Molto interessante, ma le tecnologie in inglese non è facile capirle

[@ComputerScienceLessons]

Mi dispiace ma il mio italiano non è buono. Forse puoi tradurre le didascalie.