Lesson 28 - VHDL Example 15: 7-Segment Displays

[@ns5253]

s

[@TaciMa08]

Great job! It helped me a lot!

[@andreashou1621]

hi, I dont know why we should set btn as std_logic_vector (3 downto 3), when the port clr is a std_logic input.

[@ns5253]

For the mux44 when do we need to check if x changes in its process statement ?

[@freeflaminginfinite917]

Great, thanks!