No video

Logic Family - II (TTL Output Configurations) by Dr. Alkesh Agrawal

  Рет қаралды 155

ETronicsLecturesbyDrAlkesh Agrawal

ETronicsLecturesbyDrAlkesh Agrawal

Күн бұрын

This Lecture describes the design and working of output configurations of TTL Logic Family in terms of Open Collector output, Totem Pole output, Tri-State output. The diagrams are made in original in MS Visio for better understanding of the concepts.
Dr. Alkesh Agrawal

Пікірлер
Logic Family - III: NOT, NAND, and NOR Gates via NMOS, PMOS, CMOS by Dr.  Alkesh Agrawal
29:52
ETronicsLecturesbyDrAlkesh Agrawal
Рет қаралды 175
Programmable Logic Devices - PROM, PLA, and PAL  by Dr. Alkesh Agrawal
18:58
ETronicsLecturesbyDrAlkesh Agrawal
Рет қаралды 111 М.
Oh No! My Doll Fell In The Dirt🤧💩
00:17
ToolTastic
Рет қаралды 10 МЛН
what will you choose? #tiktok
00:14
Анастасия Тарасова
Рет қаралды 6 МЛН
PEDRO PEDRO INSIDEOUT
00:10
MOOMOO STUDIO [무무 스튜디오]
Рет қаралды 18 МЛН
Small Signal Amplifiers
57:53
Vocademy - Electronics Technology
Рет қаралды 347 М.
BMC114 Diode Break Shaper Schematic Walkthrough
6:05
boogdish
Рет қаралды 743
Why Democracy Is Mathematically Impossible
23:34
Veritasium
Рет қаралды 2 МЛН
Fun with Transistors
24:33
HackMakeMod
Рет қаралды 219 М.
When Chess Commentators Are Stunned Into Silence
17:37
Epic Chess
Рет қаралды 9 М.
What is a CMOS? [NMOS, PMOS]
7:54
Electric Videos
Рет қаралды 475 М.
The REAL Problem with Smart Meters
20:05
RECESSIM
Рет қаралды 332 М.
How to Learn Electronics: Start Here
18:10
Leo's Bag of Tricks
Рет қаралды 107 М.
Oh No! My Doll Fell In The Dirt🤧💩
00:17
ToolTastic
Рет қаралды 10 МЛН