PD Lec 18- Macro Placement & Floor-planning [part-4] | VLSI | Physical Design

  Рет қаралды 18,661

VLSI Academy

VLSI Academy

Күн бұрын

Пікірлер
@ramashankarsingh261
@ramashankarsingh261 Жыл бұрын
Absolutely amazing explanation. Thank you so much
@basavarajeshwarichoudri9098
@basavarajeshwarichoudri9098 2 жыл бұрын
Sir your explanation is so good and can you explain synthesis flow
@sharadkhot2130
@sharadkhot2130 2 жыл бұрын
Sir,,A Speciel thanks for making short but proper conceptual vidiose.
@rupeshshelke2181
@rupeshshelke2181 2 жыл бұрын
Hello as u said we can rotate macro by 0degree or 180 degree as u explain in video last if we moved macro180 degree that macro pins at near to core area and we are not get enough space macro pins for routing and it may cause congestion and shorts can u elaborate these things
@sktiwari2677
@sktiwari2677 2 жыл бұрын
why height of the cell is same but width is varriying in library file ? can you plz help
@sudhakiran5799
@sudhakiran5799 2 жыл бұрын
Your email id sir
@manikantasingha6795
@manikantasingha6795 2 жыл бұрын
Hi! Thank you for the explanation. Can you kindly provide a detailed video on Macro orientation?
@manikantasingha6795
@manikantasingha6795 2 жыл бұрын
Thank you so much.
@rohanyadala9096
@rohanyadala9096 2 жыл бұрын
Nice...
@chethalaramakrishna3959
@chethalaramakrishna3959 2 жыл бұрын
Sir In my design 13 metal layers is there macros are placed which layer and std cells are placed which layer ?
@nagendrababu4600
@nagendrababu4600 2 жыл бұрын
hi bro could you please give the class of any one of tool with one project
@rnareendra7252
@rnareendra7252 2 жыл бұрын
what is pitch?
@piyushnag6482
@piyushnag6482 9 ай бұрын
what is difference between undriven i/p and floating i/p which is part of sanity checks
@VLSIAcademyhub
@VLSIAcademyhub 8 ай бұрын
An undriven is the pin without any connections to input side. Floating pin can be at input or output
@veereshkandagallu6929
@veereshkandagallu6929 2 жыл бұрын
Hi sir, By using flylines how i need to place the macros during Floorplan stage. Because I am getting more congestion error after placement as well as cts stage. Please help me on this. Thanks in advance.
@veereshkandagallu6929
@veereshkandagallu6929 2 жыл бұрын
@@VLSIAcademyhub sure sir,
PNR placement discussion on placement blockages & congestion
1:15:09
Takshila VLSI
Рет қаралды 13 М.
Logic Synthesis and Physical Synthesis || VLSI Physical Design
34:26
Empowering PHYSICAL DESIGN🤩
Рет қаралды 3,2 М.
What is Utilization Factor And Aspect Ratio?? Learn @ Udemy- VLSI Academy
9:11