RAM timings explained 0

[@PHF28]

I cannot express how much I love the "I give up edition" videos. In spite of Buildzoid's reluctance to do them, which I kind of understand, I think they are the best content on this channel. Bookmark material.

[@bogartwilley]

Even if it's on a topic I've no interest or real need to know, anytime I see crazy hair in the thumbnail or "I give up edition" in buildzoid's videos I ALWAYS WATCH! Cuz there's always something either super insightful or super conical in the video every time, plus the comments about "overclocked hair" are too funny lol

[@Lokotraktor]

Buildzoid officially hates this comment. We officially love this content. And Buildzoid.

[@heimvar]

We appreciate your time spent brute forcing and finding out the sweet spots for the rest of us :) your dedication is appreciated. I'm about to go back and watch some old X299 content because my comp is getting long in the tooth and I haven't updated it's OC in 3 years or so and it's been BSODing. I'm so glad to have easily understandable and quickly accessible material for it so I can reduce my OC and fine tune it again. Thank you!!! Oh and I was inspired by gamers Nexus and you to get into overclocking and the last time I tried I got the world record for my hardware :) the endorphins felt so good. Thank you thank you thank you

[@benjaminoechsli1941]

"Tightening timings doesn't make your RAM work harder. It tells your RAM 'I am willing to wait less time for you to complete this action.'" Understanding that is a fundamental of RAM overclocking, and we need to hear it! Now, if only we had a video explaining what each timing did so we had an idea as to what's a reasonable amount of time to shave off. 😉 (This is a joke, please don't kill me.)

[@MrChewy97]

It’s true for all overclocking really.

[@andersjjensen]

I'm more in the camp of "If we had a video that explain what each timing did *with commentary on how that particular thing affects various performance scenarios* we would have an idea as to which timings it's really worth having a go at, and which will lead to diminishing returns outside of competitive overclocking"... But I assume that sort of normie reasoning isn't going to get me any favours :P

[@firage]

Shorter wait times translate into more tasks, so more work over a period of time

[@anub1s15]

@@firage that's how i've decided to look at it, any timing I can shave down should result in more work being at least possible in a certain amount of time (provided what I shaved down is used :P) but then I really only tune my ram to nudge my minimum framerate up (still cheaper then a 5800X3D :P)

[@tobiwonkanogy2975]

just like turning up the thermostat doesn't make the furnace run any faster/hotter . It just affects how often the furnace operates.. similar , not the same.

[@1kreature]

Self-refreshing is super useful. It allows a bank of memory that is not currently accessed to just be clocked to do it's own refresh. No involvement from the controller beyond initiating the refresh and letting it tick along is necessary.

[@LimbaZero]

Was it also that row is also refreshed when you access it. I think one my friend did patter generator that used SDRAM and used specific address sequence that it full filled refresh requirement so he just read data "constantly" and never did refresh when it was sending pattern.

[@1kreature]

@@LimbaZero If the SDRAM is small enough and your read rate is high enough that you can cycle through it you would indeed avoid refresh.

[@PwadigytheOddity]

RAM OCer calls RAM names for 30 minutes

[@EmirhanSanl4]

i laughed my ass off to "i give up edition"

[@benjaminoechsli1941]

"No matter how bad this take is, it's what you're getting." This is why we love Buildzoid. xDDD

[@deivytrajan]

@@benjaminoechsli1941 at least he tried to reshoot

[@Mysteoa]

Basically: Read too early, data is corrupted Refresh too fast, data is gone Refresh too slow, believe my or not, data is gone.

[@arthurmoore9488]

I get the joke, but it's not refreshing too fast. Rather, it's not waiting for a refresh to finish. Hmm, analogy. Serve customers before fish is plated, data is corrupted. Undercook fish, data is gone. Wait too long to cook fish. Believe it or not, data is gone. It's not perfect, but I'm too tired to come up with anything better.

[@Mysteoa]

@@arthurmoore9488 It's a sacrifice I had to make to be slightly funny. I was also thinking of adding more, but I was going to be more convoluted.

[@hquest]

Man, I knew memories were dumb but I wasn’t aware they were *that* dumb. Basically works by speculation of timing and good luck getting it on time. Damn!

[@GodmanchesterGoblin]

Not quite speculation. The memory chip manufacturer says it will take at least X nano-seconds to do a thing, but that is a worst case for all of the chips they sell at that spec. When safe timings are set in the memory controller they always allow at least that amount of time - so no speculation is required. That's the whole point of having default timings set by the module's SPD data. But when you overclock, you are saying "I wonder if my memory chips can actually do that thing in Y nano-seconds, where Y is smaller than X. That is where the speculation comes in. If you're lucky, after a bunch of testing, you may find that your memory always works with the Y nano-seconds setting, regardless of address and data patterns and regardless of the temperature (within reason). If it does, then great, you are speculating no more - you have now overclocked your RAM by some small amount.

[@IJaggedl]

Thanks for not giving up on us!

[@NavinF]

>2:26 Self refresh lets laptops turn off the CPU memory controller during sleep/standby so the battery doesn't drain when it's in your bag. Dunno if desktops use it.

[@ActuallyHardcoreOverclocking]

I'd guess sleep moded uses it then.

[@Andy-lf4di]

@@ActuallyHardcoreOverclocking Yes, when suspending to RAM, you need to transition into the self-refresh mode because everything else that could perform refreshes is turned off during suspend.

[@bourne_]

I believe people would like to know: 1. What is the order of OC (RAM or CPU 1st) 2. What you should prioritize overall - lower CL or higher MHz 3. What other timings should you prioritize 4. What timings should be changed if I change timing X (like some timings are linked together or there is some correlation between some timings)

[@younglingslayer2896]

Accurate

[@YTHandlesWereAMistake]

@@KZbinTookMyNickname.WhyNot but they're unlikely to get +3 fps in games though. On the other hand, in my experience adjusting timings does help with stability and pacing of frame times, thus overall improving the feeling of it..

[@YTHandlesWereAMistake]

1. RAM 1st if you intend to do RAM. Though most probably go backwards as arguably CPU is easier to set. 2. Higher MHz allow you to keep around same ns latency in CL/RCD/etc. while lowering ns latency in timings like RRD WTR and others (I.e. those that as bz states in video can't go below certain value in register), thus improving your bandwidth while overall keeping best-case latency around the same (and lowering worst-case latency) 3. Other than CL: RRD + FAW, WTR, RCD (if you can), tertiaries, RTP/WR seem to be most impactful on actual performance, especially compared to defaults. REFI likely easiest to set, RFC below stock values too, as it gets blown up if you follow jedec specs. On DDR5 CL doesn't matter as much, secondary/tertiary are the more important settings, go watch the 3 vids exploring tuning timings live on this channel and then some other vids with proper settings in them. 4. This is a tougher one, go read a proper guide instead of this youtube comment from a noob /s There are quite some correlation / non-existent registers even that should be mentioned/explained, but this really is more in-depth, seriously, go look at the other documentation.

[@kajurn791]

1. RAM first unless you're going to do BCLK overclocking i think. (Assuming cooling for the memory won't be an issue once you finish OCing your CPU) 2/3. Higher MHz, then low primaries, then low secondary timings, then the rest. CL matters less than tRCD. 3. The primaries, especially tRCD (which is the main reason Samsung B-die is the best memory around) GDM off and usually getting command rate 1 stable, but not always. having enough ranks to do rank interleaving. Low tRFC and tFAW for secondary timings as well as the tRRDs. 4. AFAIK all of them are correlated, i just try out values people using the same memory ICs i have got stable and adjust. Either way beyond a certain point you're getting diminishing returns for gaming. I don't even bother with tertiaries if i got secondary timings i'm happy with stable. For dailying you're better off with a config that's going to lose you a bit of .1% performance but you know won't ruin your data.

[@commanderoof4578]

1) finding a high stable RAM speed should be done first and then CPU… tuning down the memory if required, you will find a middle ground at some point 2) you find the lowest of what ever this is called here is the equation for what ever it is 1 divided by memory clock in GHz take that number then multiply by CL for the number Example 1 / 6.4 = ans X 32 = 5 [the lower this number the better] 3) not a clue 4) not a clue

[@devonmoreau]

It's ok memory chip, don't believe what the bad man says about you /soothe

[@vollkornbrothd1342]

I know how memory works and have a good understanding why the timings are needed How long timings take and how to find the perfect balance is magic for me

[@ActuallyHardcoreOverclocking]

trial and error.

[@vollkornbrothd1342]

@@ActuallyHardcoreOverclocking As a student of electronic engineering it is magic we only think of logic and how long the logic takes, but capacitors in logic are just magic that they hold data to me (And yes i know how it works but this is so hard to get working that we can just do it every day so reliable is the magic)

[@abheekgulati8551]

@@vollkornbrothd1342 True, it's insane that everything works!

[@mrdali67]

I like how BZ tells how "dumb" memory chips are. It's actually interesting to see that stuff like this still exist in 2022. Its kinda like early programming where you didn't have standard communication protocols for sending and receiving data and waiting for acknowledgement. You just sent a bunch of data and tried timing it so you didn't fill the buffer and prayed the data go to its receiver in the right order :) It kinda have its merits, cause If you can get those timings set just at the magic value for what the hardware can manage I'm sure you have much less latency than if you just set an arbitrary "acknowledge" command that have high enough delay for everything to be ready. Simplicity is often the best but more tricky to code.

[@vermillion4971]

@@vollkornbrothd1342 a lot of "magic" for future electronic engineer, imagining your report on something complex to your customer or chief... Well, it's really magic!

[@agenericaccount3935]

The thumbnail looks like something out of the NecronoMicron.

[@benjaminoechsli1941]

His desktop background is a pentagram with RAM terms scattered throughout, so the observation is fitting. ;P

[@rreiter]

A veritable timing salad. Good video, thanks!

[@3sotErik]

I have learned so much from this video and it's made me realize so many of my misconceptions on how memory works. I thought that you could damage the ram by trying to push it too far, the way you theoretically could with overclocking a processor. Thank you for this. 👍

[@markokuosmanen]

It works exactly the same as with a CPU. The higher the temperature or voltage the lower life span the microchip will have. Also microchips will degrade overtime with high voltage or temperature and then require more voltage to run at the same settings than before. The capabilities of a CPU memory controller is also a big part of memory overclocking and the memory controller can degrade overtime as well if you feed it too much voltage. You can't damage microchips by directly increasing the speed they run at however. It comes as a side effect of higher power and cooling requirements.

[@3sotErik]

@@markokuosmanen I'm talking about memory timings not overvolting

[@markokuosmanen]

@@3sotErik I'm just saying you can damage the RAM stick by overclocking depending on the factors I mentioned. From your message someone could get the idea that you can't or if you only meant the speed (clock speed/timings) then you could get the idea that you can damage a CPU by only increasing the clock speed it runs at which isn't true.

[@3sotErik]

@@markokuosmanen The primary focus of this video was memory timings. My comment was in reference to the memory timings. I now realize there is zero damage that could be done by changing the memory timings. You are way over thinking this. It was a simple compliment for the video.

[@markokuosmanen]

@@3sotErik You can actually do damage by changing the timings if the memory becomes unstable as a result and then causes corruption of the operating system and therefore damages the software installation. You just can't damage the RAM stick (the hardware) itself. Also if you update motherboard BIOS with unstable settings you could possibly brick it. It is important to specify things in order to prevent misunderstandings.

[@koford]

Even though those memory is "dumb", it is at the same time amazine how engineering can see, make, read and understand how those thing works in ns. It take skill to do that. I'm sitting here and like, now, now and now.. wow that fast.. well FASTER due to nano second. How the hell they come up with that? Tecnology is a wonderful thing.

[@realabpc1883]

The problem with memory timings, as you've rightly pointed out, is that there are several methods of achieving each. You'd actually have to have a logic diagram of how, say, a write cycle is achieved in a given memory chip - as well as the specs for the DRAM cells themselves - in order to predict how many clock cycles at a given frequency it will take to do a particular function, and even then, this will vary with age, temperature, voltage, silicon quality, and the way the chip's internal gates are constructed. Since manufacturers don't provide this information, you CANNOT predict ANY optimal timing for a DRAM module any more than you can predict how much of an overclock you'll get on a random CPU sample! Like you said, you've gotta just keep trying shorter and shorter timings until a given timing doesn't work. There is no shortcut. This is why your public experiments on different DRAM chips and their minimum timings are so valuable to the rest of us.

[@Ormaaj]

You can do the measurement and parameter extraction to attain model parameters the same way the manufacturers do. Reverse engineering models from samples is pretty routine business. Once you have that anything can be predicted by simulation.

[@andrewryder3075]

@@Ormaaj You can calculate values via simulation based on sample specs, but the next run of chips will vary based on manufacturing (the "silicon lottery") and will change with age due to gate oxide breakdown and electromigration, as well as dialectic breakdown within the (capacitive) cells themselves.

[@casobs2]

So the JEDEC specs are forgiving, hence why we can overclock, because we can individually find those best timings for a particular rank of memory. Did I get that right?

[@GodmanchesterGoblin]

Pretty much. The JEDEC timings specs have some slack in the values to allow for the memory chips to have variations in their characteristics, since it is impossible to make all chips absolutely identical, and even if they were, real world timings would vary between motherboards, memory modules, numbers of modules, etc. Overclocking allows you to tweak the timings in your system to be as fast as possible such that all of the chips are still able to keep up. But for each module, each motherboard, each CPU, etc. the exactly optimal overclock may be slightly different.

[@shaneeslick]

G'day Buildzoid, It's gotta be so frustating constantly getting lazy people asking "I have (Insert Brand & Spec), What OC Settings do I use?" especially when as you have REPEATEDLY shown us in videos it doesn't work like that because... Firstly Motherboard Memory Topology + Layer Count can Drastically Limit the RAM OC Abillity of the same DIMMs on Different Boards, Secondly like your i5 & i9 have shown the CPUs Memory Controller can Drastically Limit the RAM OC Abillity with the same DIMMs, Lastly even the Same Spec DIMMS like same Spec CPUs & GPUs due to Manufacture Quality can have widely different OC ability, I'd just like to say how much I appreciate your work because thanks to finding your channel through your PCB Breakdowns for GN I have learned lots about how to buy Quality products & then with a little effort on my part using your guidance get the best out of them.

[@mroutcast8515]

Maybe instead of explaining what each timing does - which as you said won't even help - how about making a video talking which timings and subtimings are most important for performance gains, and maybe general limits of each subtimings and dependencies - because there are some rules where X + Y can't for example be greater than Z. Basically while there is mostly trial and error, there are still some rules and some expected values in which each subtiming can opperate. I think this would be more relevant than explaining what tWRWRSCL or tWRWRDD does 🤣 Also no one ever even talks what other non-timing settings are, like - ProcODT, RttNom, RttPark, ClkDrvStr, etc, etc, and how these play into this and how these affect stability.

[@Elinzar]

I guess knowing what memory timings do will help us more to ignore those ram timings that help the least to performance, it sucks to spend a lot of time tuning tRCDPVPMVPPVEGPCUDPTXTEXE or whatever's random timing not knowing if it will increase performance

[@rain8478]

So I just draw that pentagram and do a blood sacrifice to Samsung or Micron.

[@1kreature]

I wonder if an fpga could be set up to use it's own internal memory structures for controls and then test an external stick of DDR memory to analyse it's timings at different temperatures. I can imagine people paying for a stick that has been analyzed with known good timings on it. Can even edit the data on the spd :) A lot of the timings are dependent on temperature and would have to be confirmed at quite high chip temp to be safe/stable and it would be easy for such a system to test effects of voltage changes.

[@Roman00744]

I imagine the ram manufacturers and distributors have such and FPGA and that's how they bin the chips. I wonder if it's possible to write software that can test and set the best timings for any memory stick.

[@certaindeath7776]

what software do you recommend to stability test ram in the brute forcing process? i used mem test and aida64, but both of them seemed a bit unreliable, and take a lot of time for each test, if you want rock solid stability.

[@NormanPAquino]

TM5.

[@ActuallyHardcoreOverclocking]

testmem5 with anta777 extreme1 is a good free option

[@certaindeath7776]

thank you guys!

[@georgejones5019]

Saved this for future reference when I build a PC later and go into customizing parameters.

[@Archer_Legend]

Could you add timestamps to this video? Btw it is very helpful thank you very much

[@sgredsch]

i wanted to sleep, checked KZbin for sleeping material (Gamers Nexus benchmark Video), a wild buildzoid give up Edition with 34 minutes of rambling about ram timings appears and now i have sleep deprivation but know that DDR Memory is really dumb backed up by 30 minutes of Information. thanks buildzoid :D das good stuff.

[@timtoomuch]

Bro you need your own Murch that says "The Thing Is" I'd definitely buy a shirt

[@JumpingJoseph]

Class. 💪 👌where’s my fff ing data?!?!

[@BillyONeal]

I’m not an overclocker. I’m here to see BZ do epic shit and explain the EE stuff I don’t understand to me. Here you did both things, thanks 🙏

[@cortesacrawford]

I'm of a similar sort. Don't overclock, I just like learning about all the little details that make a computer work. I would've never guessed this is how timings work.

[@registeredblindgamer4350]

Peoole need to be stubborn with memory overclocking. Turns out regardless of timings my 5600x couldn't run 3200 or higher unless IOD and CCD voltage was lowered to 1v and vddp at 1.1v and it runs stable 1.46v on the dram at 3866 C15 with all timings controlled but a lot of users can run 0.9 vddp but need higher IOD and CCD at the same frequency as I do. It takes trial and error and sometimes don't ask for help it can lead you down a rabbit hole thinking your memory controller or dram is garbage but it actually needs different voltages.

[@ActuallyHardcoreOverclocking]

every piece of silicon is different. To the extent that different parts of the same chip can behave very differently.

[@registeredblindgamer4350]

It's very interesting to see the differences. It makes you more aware when giving advice of some of the weirdness one may encounter when overclocking. My setup has been fu of issues due that voltage characteristic but mainly my boards auto procodt, nom, park, wr were broken for months and I had to figure that out which was pain.

[@TheNightKing22]

Absolutely classic

[@ShaneHerald]

this is better information then the "what does each ram timings do?" question ...lol...you offer insight to this that I've never found anyplace else .... to cool!!!!! thanks.....

[@technolucas3720]

Thank you for this! It definitely helps to understand the basics.....but yes I understand that it's still trial and error.....awesome video!

[@toonnut1]

Cool I've been looking for this type of video

[@AhriiiVT]

As much as I'm looking for more knowledge of memory OCing, I'm not watching these vids for that. I'm just genuinely curious as to how memory operates. From my understanding now, basically when OCing you're finding the limit that your memory can pretty much already complete the task (I.e. if your timing is 18 clocks but it finishes in 12 clocks, you're waiting another 6 clocks)? I love this content, its super informative!

[@Roman00744]

yes if your memory is capable of doing 12 but it's set to 18 you're losing 6 cycles for no reason so by OCing you find out what your memory is actually capable of but you shouldn't expect miracles because most are already binned and set close to the limit from the manufacturer, except Bdie.

[@kennethhicks2113]

Naw, it's only for education/theory, the work has to always be done and things pop up.

[@350606]

Same for me. I love knowing how stuff works and what am I messing with. So, I changed "tRCD" and it works now. Why? What is "tRCD" and what does it do? I've read up on it and the explanations were either too simplified or too complicated for me. Having someone explain it "for our field" instead is appreciated :)

[@donh8833]

When I was taking EE and calculus in college I would often meet problems I couldn't solve. If I couldn't solve it, I would grab a beer. I would then reexamine the problem 30 minutes later. If you can't solve. Repeat. Trust me, it has lead to more than a few creative "solutions". Lol

[@mrlithium69]

Thanks buildzoid, nobody explained any of this to me in all my 25 years

[@stuartlunsford7556]

It's magic, end of video.

[@spudz7405]

I wanted this cuz interesting, better how to pick ram kits

[@kasimir9960]

Thanks a lot for this explanation... very clear, interresting

[@fandomkiller]

waching your videos the last 5 years or so paid off. already knew most of it

[@kings_pride]

I cant believe it was too expensive to implement an interrupt line ... Great piece of information, anyways!

[@snowhawk4049]

Thanks, I probably never learned that much within 30 minutes

[@HexerPsy]

Nice! :D I am late to the party, but videos like this are really important. I love tinkering with OC on my pc, and I am willing to invest the time, but there simple is no understandable guide out there for what to do. "Just trail and error" is what most guides tell you, but thats not actually true, obviously... From this video i learned: 1. Timings have a minimum. 2. Some timings can have weird behavior depending on volts and temps. 3. And most critically: memory follows a step by step order of operations. Your goal is to reduce idle time, and the only way to find how long these operations take, is by testing the memory. But what I keep wondering about is if these timings are at all calculatable... Say.. timings A B and C. Is A followed by B, followed by C. If the timings are independent, I can focus on A, then B, then C. Or is (by approximation?) C = A +2B and the timings are interdependant... If that is the case, if I change timing B, I can also adjust timing C - which could save me A LOT of intermediate testing?

[@marcuswiederhold]

Thanks for the awesome video! This is the best and simplest explanation I came across, why we have memory timings and why some memory ICs perform better than others.

[@dtsdigitalden5023]

This is great stuff! What might be a good follow up is the relationship between timings, e.g., tRRDS and tFAW. Also, the relative impacts of some of the more useful settings, or even the highest impact settings for performance. I can think of two silly categories: shitty RAM throughput approach, shitty RAM latency reduction approach. That kind of thing.

[@pawnipt]

I would have no motivation to do anything with ram if I didn't know what it did. The fun part of overclocking is the brute force trial and error part of it.

[@hectorvivis3651]

As a freakin normie who basically never really intent to properly overclock anything but is curious about IT, this is very informative. So thank you so much!

[@TheDoorsHK21]

I wouldn't be surprised if this video blows up someday and reaches millions of views. It's tough to find content on the nuances of memory timings.

[@Wasmachineman]

What, you give up on this video again bz?

[@JatXoc]

Awesome Video! Thanks for dumbing that down for us!

[@corsairsloop3234]

I wonder if there could be a program designed that automatically lowers timings for you. It could uses something like memtweakit and memtest pro and just go through each timing by itself. Then switch to y-cruncher for imc testing. All you would need to sought out are voltages. The program could probably work those out as well . That would be cool.

[@0sm1um76]

Honestly the pro gamer move would be to hook up a pc to a seperate system and plug all the memory timings into a simple convolutional neural network, and set your objective function to be some reliable benchmark score and let it go to town. The problem with that would be designing ways to get the test system unstuck during the many many failed attempts.

[@kombinezon]

omg that explains so much

[@theodanielwollff]

Your doing God work! This will help a lot of people. I will say though, people need to understand that changing memory timings / overclocking can corrupt windows while your testing different things. I highly suggest using a spare OS drive for memory overclocking until you know its stable. Also know where the clear CMOS button/jumper is :)

[@streamroller1974]

Finally the content i have been looking for without locked behind paywall

[@vipersb1]

Brilliantly done. 👏👏

[@jannegrey593]

Thanks for that. Now onto the next video in series. This one was extremely informative.

[@brovid-19]

When it has "I give up edition" I know I'm gonna like it lol

[@thatguy7595]

As someone who currently only practices memory overclocking in theory, I found this video very insightful.

What an inspiring Pentagram.

[@d00dEEE]

And now my t-shirt finally makes sense!

[@Dave5281968]

@Actually Hardcore Overclocking: You said you weren't aware of what the "Self-Refresh" does: The memory chips have an internal row counter, and issuing the self-refresh command allows the memory chip to refresh a row, then increment the counter (which will roll-over to zero when the final row is refreshed) and the memory controller does not need to have its own row counter for the refresh tracking, but is able to do other memory operations while the bank of memory that has been issued the self refresh command does its refresh operation. One of the timings the controller tracks tells it how long it must wait before issuing any commands to that bank of memory. [Note that I'm talking about "banks" at the higher level of the motherboard DDR sockets, not the internal banks within each DRAM chip.] Also, the self refresh command comes in two flavors: The currently select bank within the chip can be refreshed, or the refresh all command can refresh all banks on the current row. The self refresh operation does go all the way back to SDRAM (ca. 1998?). Edit: 1) I have described from memory the essentials of what self refresh has been since SDRAM (ie: PC-66) came out. I think self refresh was present in Fast Page Mode and/or EDO DRAM, but I'm not 100% certain of that. 2) All memory chips that I have seen (SRAM, DRAM, Fast Page, EDO, SDRAM, DDR, DDRx,...) are truly dumb devices, and any hardware utilizing memory simply needs to know how long to wait at any stage of access to the memory. 3) Thanks for this video. You called it the "I give up" edition, but you did a very good job of giving a nice overview of how memory timings work and it seems that you were actually fairly concise in your description and as accurate as one can be in giving an overview.

[@WillFuI]

Buildzoid forgets Americans exist and there schools don’t go to that in metric. Smallest we go is milli

[@mitlanderson]

Any American highschooler who took a science class, usually required, learns unit prefixes. The fact that they don't bother to remember it is another issue

[@WillFuI]

@@mitlanderson in my hs Clear we will never win smaller than Millie And never bigger than kilo

[@mitlanderson]

@@WillFuI Most schools require learning all unit prefixes from 10^-9 to 10^9. Required for pretty much any high school science or chemistry class, in my experience in Texas, New York, and Missouri.

[@WillFuI]

@@mitlanderson well maybe so but apparently I don’t remember so u would be correct

[@TheNerd]

Most important lesson in this Video: If you fuck up you corrupt your data. But all i read on reddit etc is: "man this fin trash game crashes all of the time". Huh... guess why... But hey that cheap mobo and ram combo from is awesome. Or: plus that was not certified by the mainboard manufacturer seems like a good idea... But these fin devs... they can't even code a proper game. And this Microsoft Wintrash is especially trash tier... Nest thought of ppl like this: "I should make a KZbin Video about "How to build a PC for beginners. I know what I'm talking about since I alread built 5 for myself...."

[@couryswan2448]

A memory modules for the original/ preproduction PS5 I THINK ( I THINK!!!!) Operated hot closer to 105. I can be wrong though....

[@Youda00008]

Can you please give me an advice? I have to decide between buying a 3200 MHz CL14 or 3600 MHz CL16. When i divide it, i get that the latency of the CL14 is slightly smaller than the faster 3600. Do you think it will perform better or does the higher frequency make larger impact for other reasons? I plan to use it mainly for gaming.

[@bentomo]

New favorite video!

[@themeeksproject9785]

thanks for all the vids and i consider it as educating myself for an in depth understanding.....more vids and more power

[@BoonTee]

Thanks a lot for the video. One question on DDR5, you mentioned it is just so much better than DDR4. Can you make a video to explain the difference? Like the depth of your video in terms of technical details. Cheers!

[@PeterMarszalkowski]

2.14volt ram x12 = 24.800mhz ddr3 can do it 😂 4x6 ssd x3 gpu x3oc x2 =x5 wifi 7 6000mhz x2= x7 over 300mhz x2= 24.800mhz max x12 ram 7timing ist faster on 3.7 to 5.7cpu 24000lvl 2x300mhz x8 10k 2.800mhz spreed so last post was this noting more t4 timings 4x4 x4x4 x4x4 x4x4 Konstruktion on board and hardware 32c lvl x12x16k lvl ready 128 core power i say it you can 3x faste make 8c 16t 24tb to 256c lvl x64 x64 lvl over 28.800mhz over 16c 32t 2x 48gb 96bit over ram its work server runs so 1.8 petabyte this is that cuppel faster over dobbel ssd 24 and pciex4 x8gpus all is Working i say it you

[@maxheadrom3088]

Self Refresh is the usual refresh - the recharging of the capacitors that are needed to keep information stored. Apparently, Refresh (REF) is used to refresh parts of the capacitor array only. BTW, I just realized that Self Refresh is probably the S in SDRAM. In the old days of AT motherboards, we used DRAMs instead of SDRAMs.

[@gmt-yt]

best. video. ever.

[@haraldh.9354]

thx for the lesson

[@TheDaysOfAi]

my corsair XMP DDR4 3200 32gig kit single rank is x16 memory type 😭could it be any worse ?

[@iviecarp]

24:00 "When you lower a memory timing, you aren't telling the memory chip 'Hey you have to go faster' - you're saying 'I am willing to wait less time for this operation to complete'" - This was so good at clarifying what goes on with memory timings, in one go 👍thanks! Now it's easy to understand (and explain to others) exactly why the timings need testing and may or may not work even if they're set by the motherboard or XMP or w/e.

[@extremegf]

This is an EXCELLENT explanation of the general memory operation. Great job!

[@brainwater]

Knowing what timings do ahead of time means you know which timings are more important for your workload.

[@John_Smith100]

This was super helpful, some I knew already going back to DDR1 days aka SPD chip is there to tell the motherboard what timings it can do because RAM is stupid. i'm old enough to remember latencies as low as 2-2-2-5. in the future could we expect to see gigabytes of RAM integrated onto the CPU making it less stupid? RAM kinda lives and dies with the CPU it is paired with usually.

[@neur303]

Thank you! 👍

[@envirovore]

As one that started playing around with tweaking RAM timings based on your videos, but with no real idea of how it relates, this was quite educational. Thank you.

[@duncanny5848]

Very enlightening. Disturbing that all the timings are basically the way they are because 'make as cheap as possible' command from manufacturers, one assumes? Shame that reliability and speed, plus information was not a priority. I wonder how much more it would actually cost, in mass production, to give some feedback brains or whatever to a DRAM chip? Also I believe that some of the RAM controller on DDR5 (if not all) is now on the chip, or did I mishear that? If true, what difference, if any, has that made to the 'brains' or' non stupidity of said DRAM? Love the lesson by the way 👍

[@TedHartDavis]

This video has been a really good explainer for me: I hadn't appreciated that you're simply changing how long you're willing to wait on operation completion. Thanks!

[@asmi06]

X16 chips are the most widely used variety. PC is just a fraction of a market, pretty much all embedded boards have x16 (or even x32 for LP- variety), because they are much more space-efficient and cheaper.

[@surslaughter3524]

Are you saying. We shouldn’t be using 2x16 ram? Or am I misunderstanding?

[@InekoBK]

@Actually Hardcore Overclocking 23:18 That reminds me of that time you actually put a complete system, monitor, peripherals and all, on a tiny table and took it outside when it was snowing to try to get a more stable overclock. I'm not sure if I remember correct but it was during a live stream when someone in chat made a funny remark and after having a laugh you figured: F@#$ it, let's go try if it works. (it didn't really but it was funny anyway)

[@SteakOnLegs]

oHHH SOysTaff. So i can Schrödinger's bank bay now to help with the cathode ray tube dimm connector, if pentium d? Thancks, means a lot to me as my uncle is mr nvideo

[@fracturedlife1393]

❤️

[@alouisschafer7212]

YES FINALLY this is golden educational content I might download this series of videos so they are 100% safe bc they are hands down the best on ram timings

[@jpt3640]

Explaining memory timings? You did not explain anything except one single stat. It was just brain dead talking in a circle!

[@Howlsowls]

Really cool, it was a bit hard watching the whole 34 mins but this was A LESSON, thank you a lot

[@ApplePotato]

Self refresh is feature that allows the DRAM to refresh itself without the clock, therefore saving power. You can think of it as a standby mode which is faster to come back from versus deep power down with data being kept.

[@ChrispyNut]

This was great, thanks.

[@maxclaire732]

Please Mr. Buildzoid when you have time tine, would love to hear your opinion on the new AMD AM5 motherboards.

[@LMLecho]

Great Video man

[@oggydrums]

Gold!

[@FrantisekPicifuk]

How does ECC come into all of this? If you don't know if your write was a sucess until you attempted to read from the chip, how does a ECC chip checks for memory integrity?

[@FrantisekPicifuk]

I think this might be one of the best videos you have ever made.

[@Roman00744]

Thank you for taking the time to explain all of this, yeas it doesn't really help to OC (it does a little) it made me understand the basics and how things work, now I understand why you need to stress test the memory after the OC to check if the timing you set are inline with what the memory is capable of. Sorry it took me so long to finally watch this but didn't have time.