Setup, Hold, Propagation Delay, Timing Errors, Metastability in FPGA

NEW! Buy my book, the best FPGA book for beginners: nandland.com/book-getting-sta...
Learn all about:
Setup Time violations
Hold Time violations
Propagation Delay between two flip-flops
What it means to have Timing Errors in your design
How to fix Timing Errors
Metastability and how to fix!
Support this channel! Buy a Go Board, the best development board for beginners to FPGA:
www.nandland.com/goboard/intr...
Like my content? Help me make more at Patreon!
/ nandland

[@chahalpawanpreet]

This is an engineer I would be proud to work with. The world needs more people like you!

[@mehmetburakaykenar]

05:50 - Min period = Tsetup + Tcomb(prop delay) + Tcq (clock-to-q delay) Thold has nothing to do with min period. Hold time violations occur when Tcq < Thold

[@user-ms8kp2xc2i]

The best reference for digital timing is Sarah and David Harris' book "Digital Design and Computer Architecture" published by MK. The concept was clearly well explained in the book. The authors summarized and presented the subject very well.

[@sylarlao1201]

Great video. Looking forward to timing constraints on input/output delay ...when dealing with chips outside the FPGA. Always get confused by it.

[@Aemilindore]

Thank you. Your videos are so educational. We learn so much from them.

[@abrahamdesmond5376]

i dont mean to be offtopic but does anyone know of a trick to log back into an Instagram account? I was dumb lost the account password. I love any help you can offer me!

[@iamakifislam]

Your explanation is simple and awesome !

[@shri1527]

thats very helpful video . I am following all your videos .tnx Russel.... - from INDIA

[@nikhilsrivastava41]

Very well explained!!

[@FernandoGonzalez-ir1bx]

great explanations dude! thanks!!

[@JuergenBoehringer]

Really great video. Thanks!

[@user-pn9be1zt7n]

Thank you, it's so clear.

[@0xFFAD]

great videos, always simple and clear.....hi from MotherRussia :)

[@HansBaier]

Please do a video about how to fix timing errors (including setting timing constraints).

[@ostgh5308]

Help me a lot thank you!

[@ovichitayat5796]

short, sweet, and crystal clear. and in English too :). would have been nice to have an explanation of why setup and hold times are necessary.

[@uriE5751]

From what I understand, the reason you need to pay attention to it, is that unlike the graph shows, when the bit goes from 0 to 1 or from 1 to 0, it doesn't happen in 0 time, it take a few mili/nano seconds. That's why we need to wait for the change to happen, so we won't accidentally capture the signal when it's between the 0 and the 1 signal.

[@joshbassett]

Great video. I recognise those diagrams from the Art of Hardware Architecture book, but listening to you explain it all made it much clearer. I'm fairly new to FPGA design, so timing stuff is still somewhat of a dark art for me.

[@DanEllis]

What's that book? I didn't see it on Amazon.

[@sss2393]

Man you are awesome. I wish I was as intelligent as you are😂

[@chicoventura]

Good job!

[@lucasmaura8612]

Parabéns amigo continue assim abraços

[@rfengr00]

Nice video. In your cascaded flip flop example, is there ever the case where the first flip flop is too fast, and the data gets to the second one during its setup time?

[@raxco8858]

Amazing, thank you very much! Cant wait for more vids.

[@mrechbreger]

I love timing errors... when I started to work (still in dummy mode, not productional) I never paid attention to them sometimes the design worked sometimes it failed (and with sometimes I mean: sometimes the synthesis output worked, but another time the synthesis output failed on the FPGA). It only permanently worked once the timing errors were solved

[@socialogic9777]

Perfect

[@shubhamroy5023]

very nice video .... can you write a post on "removing glitches using gray code "

[@crimsoncanvas51]

At 7:00 , you show tclk(min) as function of hold time. Is it correct? Maxm frequency, I think, do not depend on hold time.

[@alejandroflores8437]

That propagation delay from the time of clock formula is from flipflop1 or flipflop2?

[@GurunathKadam]

@nandland are you planning to refresh Go board in near future? Thank you for the videos!

[@Nandland]

No

[@kumbaya234]

r u ok with matlab sinulink use in fpga?

[@magnuswootton6181]

if its just wires - it doesnt matter right? its only when its a register on feedback or output to a pin it matters. (clock synch)

[@ayushsharma5640]

Well can u please create a vhdl tutorial playlist

[@magnuswootton6181]

and one more question - why doesnt pipelining get as in the terrahertz - propagation delay wise, it could be 1 micrometre between registers!!!!

[@AnilKumar-hg7wj]

How is that your equation shows Tclk (min) = (Tsu + Thold + Tpd) ? Why is even hold part of the frequency calculation for full cycle path ??? I do understand only if Tpd < Thold only then Tclk (min) = Tsu + Thold.

[@LinhHoang-zi9mt]

1 ns=20 cm, actually most of the delay is due to capacitance, not the travel length of the wire.

[@brockfg]

ily

[@ashishsontakke4040]

Who is here in 2020 July 🎉

[@magnuswootton6181]

100 megahertz is 10 FEET. as if it would be that much inside one side to the other, i reckon. have u got experience with this EXACTLY?

[@bhanusashankreddy5013]

is Asynchronous counter.....Synchronous sequential circuit??? No one ever answered me this question.......

[@sss2393]

Asynchronous counter is sequential circuit, but it's not synchronous. Its name is self explanatory. Youll call a circuit synchronous sequence only when all of them are driven by a single clock. Hope I cleared your doubt

[@youssefsharafaldin1428]

I was the one riding the motorcycle

[@manuradha955]

Sigguledu