Рет қаралды 19,959
ModelSim is a very popular simulation tool among VHDL/Verilog programmers. In this video I try to show you how to compile and simulate a simple VHDL code. The method is the same even if the codes are in Verilog.
I am using the free student version of Modelsim for this.
VHDL Tutorial Blog: vhdlguru.blogsp...
Verilog Tutorial Blog: verilogcodes.b...