Tutorial 1: Verilog code of Half adder in structural level of abstraction

  Рет қаралды 149,137

Knowledge Unlimited

Knowledge Unlimited

Күн бұрын

Пікірлер: 38
@Chandanyadav-dl9kz
@Chandanyadav-dl9kz 10 ай бұрын
Sir you are the best explainer!!
@HarshithaGowda-g2n
@HarshithaGowda-g2n Ай бұрын
o
@aryanpanchal9248
@aryanpanchal9248 3 жыл бұрын
thank you for this awesome video, i really appreciate your efforts sir!
@nikilnikki18
@nikilnikki18 Жыл бұрын
How to install this software for
@surajitdas2505
@surajitdas2505 Жыл бұрын
Thank you very much for the awesome tutorial
@knowledgeunlimited
@knowledgeunlimited Жыл бұрын
You are welcome
@bennguyen1313
@bennguyen1313 Ай бұрын
Would love to know the history behind Enjoy-Digital , Catherine/Whitequark and AmaranthHDL. From what I understand, Travis Goodspeed originally commissioned Enjoy-Digital to make LiteX, which is described in Migen... this later became nMigen, but seems this now has a fork to Amaranth HDL... and there seems to be a dispute in the M-Labs and whitequark (former affiliate of M-Labs?) over the direction/brand of nMigen. Also, any thoughts how it compares to Chisel or Spinal HDL? Any thoughts on PyHDI/Pyverilog/PyVHDL/pyHDI? For example isn't VexRiscv for litex written in SpinalHDL? I'd like to do an SoC based design for a Trenz SMF2000 board.. using either LambdaSoc (Amaranth HDL) or LiteX (m-labs or whitequark's Migen/MiSoc). Ideally, I'd like to leverage off-the-shelf IPs (litescope, , ValentyUSB, minerva or VexRiscV). The goal is a bridge that allows a CPU master to access AHB-Lite and APB3 slaves, all from the Cortex-M3's AHB Fabric-Interface-Controller. (BTW, there's a great blog post on CrowdSupply for Cynthion titled "Moondancer: A Facedancer backend for Cynthion") Also, the debugging tools available for software development have become very sophisticated.. with advanced breakpoint capability, stepping, realt-time variable watching (swv), etc.. with HDLs, it seems the process of debugging hasn't changed and still requires manually writing thousands of test-benches! (Altera's old Max+Plus II Waveform Editor you can could draw your waveforms, then simulate!) Do you know if there's been any development in the area debugging of logic? Everything I've seen still uses test-benches (Icarus Verilog, Verilator/signalflip-js, Aldec Active-HDL, Metrics Cloud Simulator, GHDL for VHDL)!
@alurunagireddy652
@alurunagireddy652 Жыл бұрын
How to download software sir
@shrishtiswaraj3797
@shrishtiswaraj3797 Жыл бұрын
Sir which software is installed for verilog?
@RTL_Coder4u
@RTL_Coder4u 2 жыл бұрын
sir can u pls explain this ...how can we design comparator(2 bit) using mux
@madhavareddyketha6688
@madhavareddyketha6688 3 жыл бұрын
Is it necessary to write the test bench for simulation ?
@knowledgeunlimited
@knowledgeunlimited 3 жыл бұрын
Yes, unless you give test vector's how can you check output.
@Patirko123
@Patirko123 Жыл бұрын
Sir, kaun sa software use kar rahe ho ? Please reply 🙏
@knowledgeunlimited
@knowledgeunlimited Жыл бұрын
Xilinx windows supported version of tool
@Patirko123
@Patirko123 Жыл бұрын
@@knowledgeunlimited okay
@rakesh_007
@rakesh_007 3 жыл бұрын
sir in test bench , for waveforms ($dumpfile , $dumpvars ) are used right . but you did'nt wrote it,how waveforms are generated??🤷‍♂️
@knowledgeunlimited
@knowledgeunlimited 3 жыл бұрын
In this simulator not required.
@rakesh_007
@rakesh_007 3 жыл бұрын
@@knowledgeunlimited okay sir
@TheGujjuFlute
@TheGujjuFlute Жыл бұрын
Please help , I don't do simulate behaviour models for DFT What can I do..???
@richman3111
@richman3111 7 ай бұрын
Thank you! Great video.
@aspirin4709
@aspirin4709 11 ай бұрын
What version is the software sir?
@VickyKumar-fw5qr
@VickyKumar-fw5qr Жыл бұрын
Which software is used in these videos
@henryzuniga7111
@henryzuniga7111 7 ай бұрын
Where do you download software?
@addielvega
@addielvega 5 ай бұрын
This is behavioral implementation not structural. Behavioral Verilog describes the functionality or behavior of a digital circuit without specifying its internal structure. Structural implementation you are describing the internal structure of the circuit.
@VarshaSonyHasan
@VarshaSonyHasan 4 ай бұрын
This is too nice
@ganauvm270
@ganauvm270 3 жыл бұрын
Hi you explain up-down counter using fsm
@bezaljohn8787
@bezaljohn8787 2 жыл бұрын
how can i do this in macbook??
@ParthVerma-kc1wr
@ParthVerma-kc1wr Жыл бұрын
@bennybutler1267 😂😂😂
@priyapatle5252
@priyapatle5252 2 жыл бұрын
Which software have you used for verilog coding.May you tell me the name of the software?
@brixenmathis6536
@brixenmathis6536 2 жыл бұрын
he is using xilinx vivado in this video.
@anus5965
@anus5965 3 жыл бұрын
Sir software name and it's installation please
@knowledgeunlimited
@knowledgeunlimited 3 жыл бұрын
Xilinx ISE design suite.
@matambasavaraju3430
@matambasavaraju3430 3 жыл бұрын
@@knowledgeunlimited is it free
@knowledgeunlimited
@knowledgeunlimited 3 жыл бұрын
@@matambasavaraju3430 yes
@bharathisesham
@bharathisesham 9 ай бұрын
​@@knowledgeunlimited sir how to install could u please explain
@spacevideos121
@spacevideos121 2 жыл бұрын
chutya tutorial
@Ibrahim.gaming
@Ibrahim.gaming Жыл бұрын
😂
Tutorial 2: Verilog code of Half adder using Data flow level of abstraction
4:02
The best way to start learning Verilog
14:50
Visual Electric
Рет қаралды 146 М.
VIP ACCESS
00:47
Natan por Aí
Рет қаралды 30 МЛН
Learn VERILOG for VLSI Placements for FREE | whyRD
16:38
2,000 People Fight For $5,000,000
24:45
MrBeast
Рет қаралды 16 МЛН
Xilinx ISE: Design and simulate VERILOG HDL Code
7:37
Introduction to Verilog Part 1
24:11
Peter Mathys
Рет қаралды 150 М.
How to: Work at Google - Example Coding/Engineering Interview
24:02
Life at Google
Рет қаралды 7 МЛН
x86 Assembly: Hello World!
14:33
John Hammond
Рет қаралды 1,4 МЛН
The Absolute Best Intro to Monads For Software Engineers
15:12
Studying With Alex
Рет қаралды 674 М.