tutorial on Vivado XADC by creating an FIR filter on Basys 3

  Рет қаралды 10,720

Vahid Meghdadi

Vahid Meghdadi

Күн бұрын

Пікірлер: 29
@cooperchaopingzhang4008
@cooperchaopingzhang4008 3 жыл бұрын
Excellent, Professor! This tutorial is worthing much much more than many many useless lectures!!!
@salamelahmadi
@salamelahmadi 2 жыл бұрын
Nicely done Vahid!!! many thanks.
@emadmojaveri1404
@emadmojaveri1404 3 жыл бұрын
thanks dear prof. Vahid, it was really helpful
@shahrzadpmd9905
@shahrzadpmd9905 4 жыл бұрын
Thank you, this is really helpful!
@Kianam2
@Kianam2 4 жыл бұрын
Great video 🙏 you saved me
@ericprebys7936
@ericprebys7936 3 жыл бұрын
Thanks! This series of videos helped me do a similar exercise in my class. I was having a heck of a time getting the XADC interface to work. It seemed like the magic bullet was tying the eoc_out() to the den_in(). I'm not sure I fully understand that. Does that latch the value through on the edge?
@tempusFugit1337
@tempusFugit1337 3 жыл бұрын
Hi Vahid, i understand why you do a shift of input values by 3 bits to divide by 8 but why do you cut 3 bits from the output values by doing "dout
@vahidMeghdadi
@vahidMeghdadi 3 жыл бұрын
Hi, because I needed just to 12-bit resolution. That's why I took the 12 MSBs. So in fact I discard the 3 LSBs.
@user-bw8jf2tn7q
@user-bw8jf2tn7q 11 ай бұрын
Sorry, I'm so beginner. So , I would like to know how to connect the FPGA terminals to the analog discovery terminals.
@josemedina7780
@josemedina7780 3 жыл бұрын
Hello, the link of the file Beasys not is available, Please help me with the files please. Excellent video. Thanks.
@vahidMeghdadi
@vahidMeghdadi 3 жыл бұрын
Sorry, here is the new link www.unilim.fr/pages_perso/vahid/XADCinBasys3.html
@ishanprabhu8904
@ishanprabhu8904 2 жыл бұрын
Which algorithm is used for designing?
@brajkishorrajput9238
@brajkishorrajput9238 Жыл бұрын
can you do coding in 3-tap FIR Filter
@qwerty123456789690
@qwerty123456789690 3 ай бұрын
is xadc on chip adc in xilinx fpga board ?
@vahidMeghdadi
@vahidMeghdadi 3 ай бұрын
Hi, it is inside the Artix 7 FPGA.
@5minutething519
@5minutething519 3 ай бұрын
@@vahidMeghdadi Ok thanx. Yes i saw in basys 3 , artix 7 based board
@allhero4128
@allhero4128 2 жыл бұрын
Where is ip block ?
@jiren_bbx1970
@jiren_bbx1970 3 жыл бұрын
Hello there, thnx for the video it's very intersting. I was wandering if you could help me because i'm using the same FPGA board (basys 3) and my goal is just to read an analog input and eventually display it in the seven seg display but i m just a beginner so it would be very cool if you can help me. Thnx again
@vahidMeghdadi
@vahidMeghdadi 3 жыл бұрын
Hi BI MO, you may take a look at www.unilim.fr/pages_perso/vahid/VHDL/XADCinBays3.xhtml. I put a detailed usage of the XADC that may help.
@jiren_bbx1970
@jiren_bbx1970 3 жыл бұрын
I did everything it said but it shown me some errors i didnt find answers to, so it s not working at all
@jiren_bbx1970
@jiren_bbx1970 3 жыл бұрын
@@vahidMeghdadi Hi again, it worked perfectly but can i display the voltage in the 7 seg display ? Thank you so much for your help
@vahidMeghdadi
@vahidMeghdadi 3 жыл бұрын
@@jiren_bbx1970 Look this link www.unilim.fr/pages_perso/vahid/VHDL/afficheur.vhd
@firashammad5775
@firashammad5775 3 жыл бұрын
Content is good but very hard to hear because you are whispering.
@brajkishorrajput9238
@brajkishorrajput9238 Жыл бұрын
simulation in vivado
@firashammad5775
@firashammad5775 3 жыл бұрын
Audio is terrible
@vahidMeghdadi
@vahidMeghdadi 3 жыл бұрын
Sorry for that ...
@Ankitsingh-my1vu
@Ankitsingh-my1vu Жыл бұрын
What was the end waveform software that you used ?
@vahidMeghdadi
@vahidMeghdadi Жыл бұрын
It is the tool "WaveFormes", by Digilent. I used also the discovery 2 board as signal generator and oscilloscope.
@Ankitsingh-my1vu
@Ankitsingh-my1vu Жыл бұрын
@@vahidMeghdadi oh thanks
FIR filter using IP with Vivado
16:17
Vahid Meghdadi
Рет қаралды 16 М.
Creating your first FPGA design in Vivado
27:23
FPGA Therapy
Рет қаралды 73 М.
FIR Filter Design and Software Implementation - Phil's Lab #17
30:35
Open Source Analog ASIC design: Entire Process
40:11
Psychogenic Technologies
Рет қаралды 42 М.
Real-time Audio Processing via FIR Filters on Basys-3 FPGA
16:59
Fahad Syed
Рет қаралды 2,4 М.
Zynq Part 1: Vivado block diagram (no Verilog/VHDL necessary!)
20:00
FPGAs for Beginners
Рет қаралды 22 М.
FPGA DSP FIR filters coefficients
8:25
Adaptive Design
Рет қаралды 3,1 М.
Malware development 101: Creating your first ever MALWARE
28:00
Leet Cipher
Рет қаралды 336 М.
Hacking a weird TV censoring device
20:59
Ben Eater
Рет қаралды 3,1 МЛН
HOW TRANSISTORS RUN CODE?
14:28
Core Dumped
Рет қаралды 404 М.
How to read an ADC using an FPGA (halverscience)
14:00
Peter Halverson
Рет қаралды 10 М.