using signal tap analyzer in quartus, to monitor signals live on fpga

  Рет қаралды 1,879

Tsotne Putkaradze

Tsotne Putkaradze

Күн бұрын

Пікірлер: 2
@Breno9629
@Breno9629 Жыл бұрын
hey Tsone, first of all, thank you for your video. I would like to ask you a question. How can I check the signal in specific parts? For example, I would like to check it in sample 16, sample 32 and sample 108 for example at the same time. Depending on the value of it, I would make an action. Just to explain the context: I'm trying to create a decoder for a IR remote control using the FPGA. When I click I receive a signal like this one on your video, but I would like to capture the value in some parts, like sample[16], sample[32], sample[108], is it possible? Or there is a easier way to get these specific values?
@tsotnep
@tsotnep Жыл бұрын
Hi, thank you for your question, as i understood, based on some conditions you want to decide which sample you want to observe, 16th sample or 32th sample or etc, so you dont count them by hand. If that is so, i dont know how to do it in tap analyzer, instead i recommend introducing a counter in your HDL, which simply counts when your trigger arrives, and you add that counter into signal tap analyzer, to easily find 108th sample and others. Make sure you also output counter value somehow on any outputs so it wont get optimized out(deleted) automatically during compilation.
Signal Tap Logic Analyzer: Introduction & Getting Started
46:26
using RAM ip in Quartus, with Initial Data
16:33
Tsotne Putkaradze
Рет қаралды 4,1 М.
Kind Waiter's Gesture to Homeless Boy #shorts
00:32
I migliori trucchetti di Fabiosa
Рет қаралды 10 МЛН
ПОМОГЛА НАЗЫВАЕТСЯ😂
00:20
Chapitosiki
Рет қаралды 28 МЛН
Prank vs Prank #shorts
00:28
Mr DegrEE
Рет қаралды 6 МЛН
How To Use the SignalTap II Logic Analyzer Tool in Quartus Prime
9:56
َQuartus Altera Tutorial: In systems sources and probes
14:32
Искусство отладки FPGA
32:40
FPGA Systems
Рет қаралды 1,7 М.
How This New Battery is Changing the Game
12:07
Undecided with Matt Ferrell
Рет қаралды 139 М.
FPGA Timing Optimization: Quartus Timing Analyzer
31:45
Greg Stitt
Рет қаралды 4 М.
The moment we stopped understanding AI [AlexNet]
17:38
Welch Labs
Рет қаралды 930 М.
The Clever Way to Count Tanks - Numberphile
16:45
Numberphile
Рет қаралды 984 М.
Introduction to Using Signal Tap
6:43
Embedded at Plymouth
Рет қаралды 8 М.
calculating correct timing data for compilation in quartus
6:11
Tsotne Putkaradze
Рет қаралды 571
КАРПИН ЖЕСТКО УНИЗИЛ МЕДИАЛИГУ!
0:34
Русский Футбик 2.0
Рет қаралды 3 МЛН
КАРПИН ЖЕСТКО УНИЗИЛ МЕДИАЛИГУ!
0:34
Русский Футбик 2.0
Рет қаралды 3 МЛН
The fighter forced himself to be respected
0:34
IMBALANCE
Рет қаралды 6 МЛН