VIVADO HLS Training - Introduction #01

  Рет қаралды 71,252

The Development Channel

The Development Channel

Күн бұрын

Пікірлер: 35
@reuvenaboudi9697
@reuvenaboudi9697 5 жыл бұрын
Leonardo, you have the best HLS course in the net. Thank you very much for your effort. You are a real professional.
@anuragdubeysleepy
@anuragdubeysleepy 8 жыл бұрын
Thanks for the awesome videos! Keep up the good work :D
@cindyzhang4207
@cindyzhang4207 4 жыл бұрын
Thanks for your excellent video!
@mehdimolu2344
@mehdimolu2344 6 жыл бұрын
great job! just one suggestion. that would be great if you could upload the source codes as well!
@مروانعبدالخالقذنون
@مروانعبدالخالقذنون 2 жыл бұрын
Dear Sir, thank you very much for your helpful video.
@alisalih1805
@alisalih1805 6 жыл бұрын
Excellent Man!! Good Job!!
@shruti3926
@shruti3926 6 жыл бұрын
these videos have really been helpful. Eagerly waiting for convolution software implementation :)
@sebastianc1720
@sebastianc1720 5 жыл бұрын
Excellent tutorial!!!
@cryppsomar8771
@cryppsomar8771 6 жыл бұрын
I Need an answer to a problem I faced when trying to use a Zybo FPGA... I recently bought a Zybo FPGA with its Voucher to get the license of " Vivado System Edition" that allows me to use Vivado HLS Then I signed in , in the Xilinx website and downloaded the Vivado from the xilinx website with my own Xilinx account, then I installed Vivado System Edition and opened the Licence Manager to get my " Vivado System Edition " license with my own Voucher. The problem is that when I use my voucher code, I don't get the " Vivado System Edition" in the list of licenses ... so what should I do to get the Vivado System Edition license ?
@Aemilindore
@Aemilindore 5 жыл бұрын
This is a great video! Thanks a lot!
@Bwajster
@Bwajster 2 жыл бұрын
Does Vitis HLS v2022.1 support built-in HLS Functions such as hls::Threshold, hls::Erode, hls::Dilate, hls::Mul, hls::Duplicate, hls::MinMaxLoc, hls::CvtColor etc.?
@gauravvanvari4955
@gauravvanvari4955 9 жыл бұрын
Hey, thanks for the tutorial. I have 1 question , why did you declare output ports as pointers? Why only output ports not the input ports?
@TheDevelopmentChannel
@TheDevelopmentChannel 9 жыл бұрын
Hi and thanks, the idea is that the output parameters will be changed by the function body so we need somehow to make that clear to the compiler, thats why we say that they are pointers, basically is another way to say that those output parameters are just memory addresses that will be changed by the code (thats for the c point of view) now for the hardware synthesis he will look at that and detect that indeed you are talking about something that will be changed by the function body and it will infer that it is an output port? That is clear for you? If not maybe i can create some other video explaining this. Anyway if you have another doubt or video idea just ask. Again thanks man.
@gauravvanvari4955
@gauravvanvari4955 9 жыл бұрын
+The Development Channel Thanks, got it.. So if my inputs are also changing then I have to declare my inputs also as pointers? In your code you are assigning single values to N and D that is why input ports are not declared as pointers. Can you tell how can we give a sequence of inputs in testbench? Is it as simple as just writing a for loop inside the testbench, instead of simple assignment statements? And also what changes have to be made in the code?
@TheDevelopmentChannel
@TheDevelopmentChannel 9 жыл бұрын
Hi +Gaurav Vanvari in the case that your inputs are arrays, yes you should declare them as pointers, actually vector and pointers in C/C++ are connected, for instance if you declare a char vector of 100 elements say (char someVec[100]) the name of the vector in any assignment will be a pointer for the first element of this vector in other words (&someVec[0] == (char*) someVec), but does not mean that you should pass function arguments as pointers just because they can change got it? (If you want latter I'm planning on making a course about C/C++)
@JavierOrtiz-gg2em
@JavierOrtiz-gg2em 6 жыл бұрын
Manificos videos, amazing videos, THANK YOU VERY MUCH. Can I in some way to support your work? people like you who share your knowledge are really necessary today. Again Thanks. Best regards
@Aemilindore
@Aemilindore 5 жыл бұрын
Can you do a generic video on Xilinx Vitis? How is it different?
@amithraj5723
@amithraj5723 9 ай бұрын
can we do this same in vivado 2017.4 version, creating custom IP for image processing?
@ayushkothari4940
@ayushkothari4940 7 жыл бұрын
hi +thedevelopmentchannel I have a question to ask...why we need to learn HDL when there is EDA tools like vivado hls which can convert highlevel language into hdl??
@tedm1256
@tedm1256 3 жыл бұрын
Thanks for an awesome tuts! :) in Vitis, I am trying to do matrixmult, and I am receiving an error "unable to schedule 'load' operation on array b due to limited resolution" can you help? Regards.
@darrenyoung483
@darrenyoung483 5 жыл бұрын
Good day sir. I’m trying to change the input and output width of the atan2 example function in Vivado HLS. I changed the width from 16 to 31 but it still says expected 16 when I use the IP in Vivado. Can you please help.
@davissemiconductor8578
@davissemiconductor8578 Жыл бұрын
Não posso acessar o código fonte. Falta de permissão para acessar o diretório.
@torquetwister...8883
@torquetwister...8883 Ай бұрын
can we run c code without having testbench
@dr.afulayahmedbouzid2628
@dr.afulayahmedbouzid2628 7 жыл бұрын
Hi, Thanks for the very interresting tutorial. I would like to know if it can be possible to use XADC on VIVADO HLS ? if so, is there any documentation on how to do it ? Thank you in advance
@wisnueepis3593
@wisnueepis3593 5 жыл бұрын
you suppose to attach the code , well we just copy it along watching your video
@awneeshmishra7581
@awneeshmishra7581 6 жыл бұрын
I am getting error for this code "CSim file generation failed with errors"
@petercheung63
@petercheung63 5 жыл бұрын
Hey there, do u interest to research in HLS compiler? i am forming a hobby team
@shpooongleyes
@shpooongleyes 4 жыл бұрын
Algorithm 12:37 , why not just do it simple? // get ith value N(i) char iBitN = (N >> i)&1; // R(0) = N(i) *R |= iBitN;
@raag9869
@raag9869 6 жыл бұрын
Is this thread still active?
@mohammadkassir3545
@mohammadkassir3545 4 жыл бұрын
Hello, why the divide_core.cpp is a blank file
@jmlaniel
@jmlaniel 2 жыл бұрын
I am asking myself the same question... I think that the author copied the code in the file while not recording. It would be nice to have access to the code, but the author doesn't seem to answer comments.
@gabrielrocha9343
@gabrielrocha9343 5 жыл бұрын
Bacana
@mateoguerra6346
@mateoguerra6346 5 жыл бұрын
Good afternoon, I am trying to see the tutorials but have the translation in Portuguese, someone can help me with the English translation, please
@indikathushara2109
@indikathushara2109 6 жыл бұрын
Nuday hara giye
VIVADO HLS Training - Array as parameters #02
10:49
The Development Channel
Рет қаралды 21 М.
Part01 Introduction (HLS Programming with FPGAs)
29:26
Youngkyu Choi
Рет қаралды 17 М.
Apple peeling hack @scottsreality
00:37
_vector_
Рет қаралды 125 МЛН
Men Vs Women Survive The Wilderness For $500,000
31:48
MrBeast
Рет қаралды 96 МЛН
VIVADO HLS 2D Convolution on hardware - part 2
22:53
The Development Channel
Рет қаралды 16 М.
All About HLS
1:09:46
Adiuvo Engineering & Training
Рет қаралды 4,7 М.
FPGA Course - The Basics #01
26:49
The Development Channel
Рет қаралды 35 М.
ZYNQ Training - Session 01 - What is AXI?
20:52
Mohammad S. Sadri
Рет қаралды 164 М.
Embedded Linux Introduction #01
46:27
The Development Channel
Рет қаралды 97 М.
Machine Learning on FPGAs: Demonstration of HLS4ML Framework
14:27
Marco Winzker
Рет қаралды 11 М.
High Level Synthesis (HLS) Explanation 1
10:09
Dillon Huff
Рет қаралды 5 М.
Vivado Tutorial: Turn Verilog IP into AXI Module
29:24
Noah De Los Santos
Рет қаралды 6 М.
Vivado HLS Example: FFT
14:56
Nitin Chandrachoodan
Рет қаралды 11 М.