VLSI - Lecture 4: Design Metrics

  Рет қаралды 4,778

Adi Teman

Adi Teman

Күн бұрын

Пікірлер: 8
@AdiTeman
@AdiTeman Жыл бұрын
Corrections and Errata: @31:10, I say that 450mm is 15" - that should be 18", of course! (Thanks to @awuesiak)
@awuesiak
@awuesiak Жыл бұрын
Great lecture, but one question about wafer sizes: shouldn't 450mm wafer be equivalent to 18 inches, not 15 inches?
@AdiTeman
@AdiTeman Жыл бұрын
Thanks for paying attention to this. This lecture has been out there a long time an no one has noticed this mistake yet 😆 I'm adding a pinned comment about this mistake.
@netanellalazar3819
@netanellalazar3819 4 жыл бұрын
hi adi, to your attention, this lecture is founded twice in the play list. thank you for the content it is excellent !
@AdiTeman
@AdiTeman 4 жыл бұрын
Thanks, I removed the duplicate from the playlist.
@babaktorabi313
@babaktorabi313 4 жыл бұрын
Hey Professor, can you give a brief description on the sealring, scribe and die per reticle?
@AdiTeman
@AdiTeman 4 жыл бұрын
I guess just a word or two (there is a lecture that I plan to record at some time that goes a bit deeper into sign-off and chip finishing and contains a bit more detail about these). The seal ring is basically a structure you put around your chip to protect it during the dicing of the wafer. Therefore, it would contain guard rings (bulk contacts) or similar things to collect charge that may be produced during dicing. The scribe lines are just the area between dies that is left for dicing, so this is a wide area (so you don't cut a die itself) with nothing in it. Often, fabs will put test circuits and metrology in the scribe lines to test things at wafer level and these will be destroyed when cutting the wafer into dies. For the question of die per reticle, the issue is that the size of the mask is much smaller than the size of the whole wafer (taking into account the 4X optical reduction). So you need to move the wafer around and develop the mask onto it many times. I am not sure about the actual size of the photomasks, but most big chips are no larger than ~800mm^2, so I'm assuming this is about the size of the reticle (though I may be mistaken). There is a possibility to connect several reticles to make a single product, but this is quite rare, as it is tricky in the overlap and the price is huge. If you are interested in a very extreme and cool example, check out the company Cerebras, who recently announced a product that is the size of an entire wafer.
@babaktorabi313
@babaktorabi313 4 жыл бұрын
@@AdiTeman Thanks for the explanation professor!
VLSI - Kahoot for Lecture 4: Design Metrics
22:55
Adi Teman
Рет қаралды 1,4 М.
RTL2GDS Demo Part 1: Logic Simulation with Xcelium
18:53
Adi Teman
Рет қаралды 477
She made herself an ear of corn from his marmalade candies🌽🌽🌽
00:38
Valja & Maxim Family
Рет қаралды 18 МЛН
Мен атып көрмегенмін ! | Qalam | 5 серия
25:41
REAL or FAKE? #beatbox #tiktok
01:03
BeatboxJCOP
Рет қаралды 18 МЛН
FinFETs
36:44
IEEE Council on Electronic Design Automation
Рет қаралды 148 М.
SoC 101 - Lecture 8b: The Boot Sequence
13:33
Adi Teman
Рет қаралды 975
SoC 101 - Lecture 8e: Circuit Editing FIB
9:36
Adi Teman
Рет қаралды 533
RTL2GDS Demo Part 3b: Gate-level Simulation
21:36
Adi Teman
Рет қаралды 137
Scan Insertion Types Explained: Key Techniques in VLSI DFT
1:01:17
Success Bridge
Рет қаралды 204
RTL2GDS Demo preface: Project Workspace Overview
23:39
Adi Teman
Рет қаралды 389
Lecture 7
41:16
Matthew Wetstein
Рет қаралды 24