Why Not DFE or Only-1tap Digital DFE in ADC-DSP RX?

  Рет қаралды 372

Circuit Image

Circuit Image

Күн бұрын

Пікірлер: 6
@parkerm6514
@parkerm6514 5 күн бұрын
Timing and Complexity, in conclusion.😮
@circuitimage
@circuitimage 5 күн бұрын
Hi PARKER, nice to meet you. Correct. :)
@abhiruplahiri1
@abhiruplahiri1 15 күн бұрын
Hi CC, why does the reference you shared additionally uses a 1tap DFE when 14tap FFE is used? Is the FFE not sufficient for equalisation?
@circuitimage
@circuitimage 15 күн бұрын
Hi Abhirup, thanks for the good question. The 1tap DFE is not sufficient for equalization if there's no FFE. On the other hand, 1tap DFE + 14tap FFE might be sufficient for equalization for a less discontinuity (or smooth) channel characteristic. But, that should not be sufficient if the loss is > 40dB with lots of discontinuity. So, it depends. :)
@abhiruplahiri1
@abhiruplahiri1 15 күн бұрын
Thanks CC for the message. I gave it a thought and seems DFE can still help in not doing noise amplification while a FFE does noise amplification. So it seems to be a compromise between two types of equalisation, using FFE and DFE. Having long FFE and 1 tap DFE seems to be a very good idea!
@circuitimage
@circuitimage 14 күн бұрын
@@abhiruplahiri1 Hi Abhirup, thanks for the additional information & thoughts. I agree with you that the 1-tap DFE without noise amplification and FFE could help other residual ISI & reflection, without adding too much noise amplification; therefore, that's a good compromise/optimization.
Why Process Evaluation for RLC Passive Elements?
17:05
Circuit Image
Рет қаралды 126
Why Slope Control CTLE in ADC-DSP PAM4 RX?
10:04
Circuit Image
Рет қаралды 327
I Can't Believe We Did This...
00:38
Stokes Twins
Рет қаралды 122 МЛН
Beautiful gymnastics 😍☺️
00:15
Lexa_Merin
Рет қаралды 12 МЛН
That's how money comes into our family
00:14
Mamasoboliha
Рет қаралды 12 МЛН
Why Analog PAM4 Receiver?
17:17
Circuit Image
Рет қаралды 609
Which Electrical Engineering Subfield is For You?
40:27
Ali the Dazzling
Рет қаралды 42 М.
Why ADC/DSP-Based PAM4 Receiver?
19:09
Circuit Image
Рет қаралды 463
Why IBIS Model?
12:16
Circuit Image
Рет қаралды 791
Why Combinational and Sequential Logic Circuits?
12:20
Circuit Image
Рет қаралды 233
Why Latches or Flip-Flops?
12:06
Circuit Image
Рет қаралды 351
Flash ADC (Parallel ADC) and Half-Flash ADC Explained
11:12
ALL ABOUT ELECTRONICS
Рет қаралды 153 М.
Multiplexers and DeMultiplexers
14:53
Joe Haas
Рет қаралды 164 М.
Why High Linearity Phase Interpolator with Low Power?
13:06
Circuit Image
Рет қаралды 647
Writing UVM/SystemVerilog Testbenches for Analog/Mixed-Signal Verification
1:37:43
I Can't Believe We Did This...
00:38
Stokes Twins
Рет қаралды 122 МЛН