Xilinx Vivado to Design NOT, NAND, NOR Gates.

  Рет қаралды 37,925

Dr.HariPrasad Naik Bhattu

Dr.HariPrasad Naik Bhattu

Күн бұрын

Пікірлер: 33
@kandagaddalavenkatakiransu5715
@kandagaddalavenkatakiransu5715 11 ай бұрын
his way of explaining is awesome ! the way he say's what to do step by step is so nice helps u learn in no time, one of the most under rated video 😤😤😤😤
@dr.hariprasadnaikbhattu
@dr.hariprasadnaikbhattu 11 ай бұрын
Thanks. But you wrote under rated. But don't mind
@krishnanarasimhareddyyeras3024
@krishnanarasimhareddyyeras3024 22 күн бұрын
Thanks for your tutorial, it was helping me to design VLSI major project using AMD vivado 2024.1 version
@dr.hariprasadnaikbhattu
@dr.hariprasadnaikbhattu 20 күн бұрын
Glad it helped!
@chrisabella3132
@chrisabella3132 2 ай бұрын
very informative and very helpful! thank you so much!!
@dr.hariprasadnaikbhattu
@dr.hariprasadnaikbhattu 2 ай бұрын
Thanks and Welcome
@edification_4all
@edification_4all Жыл бұрын
good initiative sir
@dr.hariprasadnaikbhattu
@dr.hariprasadnaikbhattu Жыл бұрын
Thankyou
@dhanushbenbenjohndavid9931
@dhanushbenbenjohndavid9931 9 ай бұрын
how i generate verilog code using bloks like and,or gates etc..
@dr.hariprasadnaikbhattu
@dr.hariprasadnaikbhattu 8 ай бұрын
Hi, what I have shown is writing verilog HDL code for any design then convert it to block level
@hassambinhassan4446
@hassambinhassan4446 6 ай бұрын
sir what is the 11th video in this playlist? mistakenly added?
@dr.hariprasadnaikbhattu
@dr.hariprasadnaikbhattu 6 ай бұрын
Hi, it is others video which I have saved.
@devanshimodi9077
@devanshimodi9077 2 ай бұрын
encoder, decoder, multiplexer and demultiplexer implementation please
@dr.hariprasadnaikbhattu
@dr.hariprasadnaikbhattu 2 ай бұрын
Hi, I am working on it. I will do it
@Arefehsoltani
@Arefehsoltani Ай бұрын
@@dr.hariprasadnaikbhattuwhen are you going to upload it? Thank you u advance
@manognareddydommata7212
@manognareddydommata7212 3 ай бұрын
The run simulation is giving not responding and asking to close the progress..... How to slove this...?
@dr.hariprasadnaikbhattu
@dr.hariprasadnaikbhattu 3 ай бұрын
Hi just relaunch the simulation. May be a software error
@ylakshmichandra9181
@ylakshmichandra9181 10 ай бұрын
I am getting this error in vivado software "ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors."
@dr.hariprasadnaikbhattu
@dr.hariprasadnaikbhattu 10 ай бұрын
Hi, the option is to reluanch the simulation
@42pardumangupta14
@42pardumangupta14 Ай бұрын
​@@dr.hariprasadnaikbhattu How to do that??
@HimanshuKumar-rc9oq
@HimanshuKumar-rc9oq 7 ай бұрын
Not able to install vivado it install upto some initial stages then starts from 0 showing repeated download error how to install
@dr.hariprasadnaikbhattu
@dr.hariprasadnaikbhattu 7 ай бұрын
Download the copy of Vivado by registering. It works
@HimanshuKumar-rc9oq
@HimanshuKumar-rc9oq 7 ай бұрын
I have tried not working share entire process
@HimanshuKumar-rc9oq
@HimanshuKumar-rc9oq 7 ай бұрын
One or more files failed to download
@manendra-uh2gz
@manendra-uh2gz Жыл бұрын
sir my output is stuck at z dont care condition, i dont know why
@dr.hariprasadnaikbhattu
@dr.hariprasadnaikbhattu Жыл бұрын
May be any of the line is floating. Check once
@manendra-uh2gz
@manendra-uh2gz Жыл бұрын
issue solved thanks@@dr.hariprasadnaikbhattu
@avechess
@avechess 12 күн бұрын
Like!
@dr.hariprasadnaikbhattu
@dr.hariprasadnaikbhattu 11 күн бұрын
Thanks and Welcome
@subhajitmahanta6974
@subhajitmahanta6974 9 ай бұрын
more videos
@dr.hariprasadnaikbhattu
@dr.hariprasadnaikbhattu 9 ай бұрын
Hi, I did most of the videos which are essential
@animal.lover3463
@animal.lover3463 Жыл бұрын
Tq sir
@dr.hariprasadnaikbhattu
@dr.hariprasadnaikbhattu Жыл бұрын
👍
The best way to start learning Verilog
14:50
Visual Electric
Рет қаралды 142 М.
Ice Cream or Surprise Trip Around the World?
00:31
Hungry FAM
Рет қаралды 22 МЛН
За кого болели?😂
00:18
МЯТНАЯ ФАНТА
Рет қаралды 3,3 МЛН
كم بصير عمركم عام ٢٠٢٥😍 #shorts #hasanandnour
00:27
hasan and nour shorts
Рет қаралды 11 МЛН
3 engineers race to design a PCB in 2 hours | Design Battle
11:50
Predictable Designs
Рет қаралды 438 М.
Creating your first FPGA design in Vivado
27:23
FPGA Therapy
Рет қаралды 74 М.
How To Create First Xilinx FPGA Project? | Xilinx FPGA Programming Tutorials
11:21
Simple Tutorials for Embedded Systems
Рет қаралды 147 М.
Verilog Code for AND Gate, NOT Gate - With Test Benches - iverilog
15:49
Shriram Vasudevan
Рет қаралды 24 М.
Xilinx Vivado Tutorial: Timing Analysis and Critical Path Optimization
8:10
Success Point for GATE
Рет қаралды 2,5 М.
Vivado Simulator and Test Bench in Verilog | Xilinx FPGA Programming Tutorials
9:04
Simple Tutorials for Embedded Systems
Рет қаралды 89 М.
Transformers (how LLMs work) explained visually | DL5
27:14
3Blue1Brown
Рет қаралды 3,8 МЛН
How to Simulate a VHDL/Verilog code on Xilinx Vivado 2019.2
11:25
Ice Cream or Surprise Trip Around the World?
00:31
Hungry FAM
Рет қаралды 22 МЛН