Design of Counters | Part - 21

  Рет қаралды 947

Vipin Kizheppatt

Vipin Kizheppatt

Күн бұрын

Пікірлер: 5
@nipunsingh7740
@nipunsingh7740 3 жыл бұрын
Can you upload videos on registers and LFSR too?
@Sadiqkhan-st4pt
@Sadiqkhan-st4pt 4 жыл бұрын
Nice work Vipin. Please arrange the videos in Playlists so that we can find the relevant videos easily and in sequence. Thanks for your great contribution.
@Vipinkmenon
@Vipinkmenon 4 жыл бұрын
This will be a long single playlist (kzbin.info/aero/PLXHMvqUANAFPO4id07GQggl64FS06TYWN). Feel free to create your own lists from the list.
@Sadiqkhan-st4pt
@Sadiqkhan-st4pt 4 жыл бұрын
@@Vipinkmenon Thanks.
@teer3702
@teer3702 2 жыл бұрын
Sir, i am using the MG ModelSim tool. After simulation, "reg" type signals are not showing in the wave. I tried many times but I m not able to see reg-type signals.
Verilog Implementation of Synchronous Circuits | Quartus | Part24
17:35
Vipin Kizheppatt
Рет қаралды 1,3 М.
小丑教训坏蛋 #小丑 #天使 #shorts
00:49
好人小丑
Рет қаралды 54 МЛН
Histogram Equalization IP
1:22:49
Vipin Kizheppatt
Рет қаралды 704
Quartus|Synthesis Part-1|Part-25
15:25
Vipin Kizheppatt
Рет қаралды 4,2 М.
Ethernet with Standalone
26:03
Vipin Kizheppatt
Рет қаралды 676
GraphRAG: The Marriage of Knowledge Graphs and RAG: Emil Eifrem
19:15
Using a 1930 Teletype as a Linux Terminal
16:33
CuriousMarc
Рет қаралды 1,5 МЛН
FPGA Implementation of Verilog Code|Quartus|Part23
34:26
Vipin Kizheppatt
Рет қаралды 3,8 М.
Signals. I spent 2 years to understand this part.
21:24
kimylamp
Рет қаралды 259 М.