Fingering of mosfet

  Рет қаралды 14,239

Hafeez KT

Hafeez KT

Күн бұрын

Пікірлер: 18
@arghyasingharoy1902
@arghyasingharoy1902 Жыл бұрын
Thank you for clearing the concept!
@02chandani
@02chandani 10 жыл бұрын
Thanks for nice video lectures. Kindly upload the lectures on other layout techniques also.
@sagarkore9648
@sagarkore9648 7 жыл бұрын
Hafeez very nice explanation. Thanks for the information you can add some more video. which will help to get idea of analog layout concepts. I guess fingering also helps to reduce the capacitance also (along with gate resistance) since we are sharing drain/source of both the devices.
@socialogic9777
@socialogic9777 Жыл бұрын
can you make videos on multiplicity of mosfets.
@thotapraneeth9173
@thotapraneeth9173 7 жыл бұрын
please upload a video on common-centroid layout
@atlurisaikanth6105
@atlurisaikanth6105 10 жыл бұрын
please can you upload more concepts in analog layout
@anchorman3250
@anchorman3250 9 жыл бұрын
Hi Hafeez, Thank you. Can you explain how increasing the gate resistance will increase noise as well? Won't increasing the Gate resistance decrease noise input to an analog system?
@pavankumarkori715
@pavankumarkori715 3 жыл бұрын
Sir when you upload your common centroid matching video
@NABEELNAJEEBKASSIMBEE
@NABEELNAJEEBKASSIMBEE 5 жыл бұрын
Good work!!!
@leolektor
@leolektor 9 жыл бұрын
Hello Hafeez, thanks for you videos. Is there any possibility to simulate this gate resistance, for example to make sure that it's really reduced by fingering? Actually I want to use this gate resistance, so how can I get the gate resistance of MOSFET?
@volleysmackz5960
@volleysmackz5960 6 жыл бұрын
Decreasing width will increase resistance from R to 2R of each dividend of large mosfet and effectively it remains same for 2 W/2-mosfets in parallel
@mohammedafzal534
@mohammedafzal534 6 жыл бұрын
While we divide the total width into number of fingers then the gates are connected in parallel, in parallel resistance would be decrease
@volleysmackz5960
@volleysmackz5960 6 жыл бұрын
@@mohammedafzal534 connecting resistances in parallel will decrease the resistance but when we divide the gate into equal pieces, each piece resistance would be more than the original one. So putting every piece makes equivalent resistance equal to the original resistance.
@volleysmackz5960
@volleysmackz5960 4 жыл бұрын
@@ahmetyusufsalim Length is not equivalent to width, width constitutes for area. So on decreasing width, area also decreases thus increasing the resistance. PS: I don't exactly remember the context, have to re-watch the video. But that's what I think now.
@ahmetyusufsalim
@ahmetyusufsalim 4 жыл бұрын
@@volleysmackz5960 sorry my bad. I completely ignored the area.
@mohammedafzal534
@mohammedafzal534 6 жыл бұрын
No the resistance depends on poly if divide the poly then resistance also divided then how it could be same as the non divided poly resistance
@faiqtwilight
@faiqtwilight 8 жыл бұрын
can you please guide how to install cadence on linux
MOS Layout  - English Version
17:05
Analog Layout Laboratory
Рет қаралды 8 М.
Hoodie gets wicked makeover! 😲
00:47
Justin Flom
Рет қаралды 94 МЛН
I Turned My Mom into Anxiety Mode! 😆💥 #prank #familyfun #funny
00:32
MULTIPLIER & FINGER
29:23
Analog Layout & Design
Рет қаралды 31 М.
FinFET transistor
19:56
Analog Layout & Design
Рет қаралды 6 М.
AnalogIC_EDA4_CommonCentroidLayout-I
21:37
changzhi li
Рет қаралды 12 М.
DEEP N-WELL (DNW)
11:04
Analog Layout & Design
Рет қаралды 27 М.
EDA3a
54:06
changzhi li
Рет қаралды 7 М.
CADENCE GUARD RING
15:11
Dr.HariPrasad Naik Bhattu
Рет қаралды 2,8 М.
Cadence Layout View and Common Centroid - ECE x321 EDA Tutorial 3
1:30:32
What are Well Tap Cells | Physical Design
5:20
Back To Basics
Рет қаралды 32 М.
Design of Bandgap voltage reference (BGR) - 9 : BGR with opamp
39:40
Hoodie gets wicked makeover! 😲
00:47
Justin Flom
Рет қаралды 94 МЛН