Generating project TCL file and regenerating project from TCL file in Vivado

  Рет қаралды 19,893

Vipin Kizheppatt

Vipin Kizheppatt

Күн бұрын

Пікірлер: 15
@nunustone7133
@nunustone7133 2 жыл бұрын
Hi, thx for this tutorial. Do you have tried this approach with the Vivado V2021.2 ? It seems to be a change with the DCP-files.
@antonythomas3349
@antonythomas3349 2 ай бұрын
can you create similar video where custom IP packages are used
@BMM66666
@BMM66666 9 ай бұрын
What if the “Regenerate Block Designs using tcl” box didn’t check in the beginning, how to regenerate the block design by tcl? Thx.
@nebaem
@nebaem 4 жыл бұрын
Short and clear, thx
@simratsandhu363
@simratsandhu363 3 жыл бұрын
I'm unable to regenerate the BD for some reason. I'm getting the top wrapper file though. could you help?
@dung6985
@dung6985 3 жыл бұрын
Is the TCL script can capture the order of the design? How to know the order (step by step) of the design from generated TCL script? Thank you for your videos
@mgadmisondes4689
@mgadmisondes4689 3 жыл бұрын
Hello, I want to ask you if you have a video describing how to create an HLS Tcp script on Vitis HLS. Thank you.
@MrVishnu916
@MrVishnu916 4 жыл бұрын
Hi sir, I would like do TCL scripting to generate a project..I need to include ip cores also in the design.if the generated ip cores are there in the design it'll consume more memory..so I need to regenerate the ip cores using TCL commands when we try to generate the project.so that total size of the project will be in KB..please do a video on that or help me.
@Vipinkmenon
@Vipinkmenon 4 жыл бұрын
If you have your own IP in the project, the source code should be also provided along with the TCL script. Otherwise if you check create block design using TCL, a single TCL file is created, which can be used for regenerating the entire project. That is exactly what is shown in the video.
@MrVishnu916
@MrVishnu916 4 жыл бұрын
@@Vipinkmenon yes correct.but if we do so, ip core size will be more. so it would be better to generate the ip core using TCL scripting prior to the project generation.i was not aware of generating the ip core using TCL .but I figured out a way to generate the same.now my entire project size has dropped from 1GB to 300KB
@crz3070
@crz3070 3 жыл бұрын
buen video ,me fue de mucha ayuda
@KarthikReddy-tkr
@KarthikReddy-tkr 4 жыл бұрын
Bro, could you please make a video on emulation, from basic of what it is to using it in Vivado..
@Vipinkmenon
@Vipinkmenon 4 жыл бұрын
Emulation or simulation. In vivado there is an option to emulate PS part with verification IP. Do you mean that?
@KarthikReddy-tkr
@KarthikReddy-tkr 4 жыл бұрын
@@Vipinkmenon Yes sir, I mean emulation. Can't we emulate PL part?
@Vipinkmenon
@Vipinkmenon 4 жыл бұрын
What u want to emulate? In PL part we are implementing the custom hardware. If you are doing post place and route timing simulation, we are effectively emulating the PL.
Generating Custom User IP Core in Vivado
52:07
Vipin Kizheppatt
Рет қаралды 31 М.
VIP ACCESS
00:47
Natan por Aí
Рет қаралды 30 МЛН
人是不能做到吗?#火影忍者 #家人  #佐助
00:20
火影忍者一家
Рет қаралды 20 МЛН
Introduction to Tcl: The tool command language - Part 1
18:06
Adi Teman
Рет қаралды 18 М.
Getting started with Vivado and Basys3
16:02
Digilent, Inc.
Рет қаралды 86 М.
In-System Debugging with Vivado Using ILA Core
43:58
Vipin Kizheppatt
Рет қаралды 40 М.
Designing an Interrupt-based System targeting Xilinx Zynq
36:00
Vipin Kizheppatt
Рет қаралды 12 М.
Vivado and TCL crash course
52:37
BYU Computing Bootcamp
Рет қаралды 7 М.
The Correct Way to Run Database Migrations in EF Core
19:51
Nick Chapsas
Рет қаралды 31 М.
Google’s Quantum Chip: Did We Just Tap Into Parallel Universes?
9:34
Xilinx Vivado Tutorial: Timing Analysis and Critical Path Optimization
8:10
Success Point for GATE
Рет қаралды 2,9 М.