Power Analysis-II

  Рет қаралды 28,462

IIT Roorkee July 2018

IIT Roorkee July 2018

Күн бұрын

Пікірлер: 8
@sachinchaudhary9784
@sachinchaudhary9784 5 жыл бұрын
We should not use low vt devices for low power dissipation as they increase leakage or static power.
@himanshupaliwal2026
@himanshupaliwal2026 Жыл бұрын
Thank u sir, helped me in my midsem
@mrigendrasingh5239
@mrigendrasingh5239 3 жыл бұрын
Someone please confirm @6:26, in 2nd term of short circuit, I think it must also be multiplied with 'f', because we are finding total power dissipation so total number of switching from 0 to 1 and 1 to 0 must also be consequential as then only total number of times of short circuit connection can be found out and not just by the probability.
@arghya.7098
@arghya.7098 6 ай бұрын
I guess, here I_peak means average short circuit current over the period T
@darpanbhalani4756
@darpanbhalani4756 4 жыл бұрын
there should be high Vt devices to reduce the static power
@ShAmS894
@ShAmS894 2 жыл бұрын
Sir, Power analysis-I is completely misleading, please provide an explination to the lot of contradictory concepts there
@nikitakanchan8722
@nikitakanchan8722 4 жыл бұрын
please confirm me this is Digital integrated subject??
@himanshupaliwal2026
@himanshupaliwal2026 Жыл бұрын
No, It's advanced DIC or VLSI Design
SPICE Simulation-I
39:51
IIT Roorkee July 2018
Рет қаралды 47 М.
MOS Transistor Basics-I
51:26
IIT Roorkee July 2018
Рет қаралды 282 М.
小丑女COCO的审判。#天使 #小丑 #超人不会飞
00:53
超人不会飞
Рет қаралды 16 МЛН
Lecture 1: Introduction to Power Electronics
43:22
MIT OpenCourseWare
Рет қаралды 946 М.
CMOS Inverter Basics-III
42:47
IIT Roorkee July 2018
Рет қаралды 58 М.
Mod-01 Lec-18 Switching Power Dissipation
54:38
nptelhrd
Рет қаралды 37 М.
Techniques to Reduce Power
36:11
VLSI Physical Design
Рет қаралды 74 М.
Lecture 2: Analysis Methods and Rectifiers
50:49
MIT OpenCourseWare
Рет қаралды 162 М.
Combinational Logic Design-IV
42:03
IIT Roorkee July 2018
Рет қаралды 26 М.
upf low power 1.2
33:58
fadhli mohamed
Рет қаралды 1,8 М.
Power Gating and Mother/Daughter cells in VLSI
12:33
Jairam Gouda
Рет қаралды 10 М.