Memory & Caches

  Рет қаралды 12,990

Matt Godbolt

Matt Godbolt

Күн бұрын

Пікірлер
@ramenguy3108
@ramenguy3108 7 жыл бұрын
Hey man, awesome presentation! Great insight and easy to follow! There is not much on youtube of such quality. Hope to see more of your videos in the future, keep it up!
@TheNewTimeNetwork
@TheNewTimeNetwork 5 жыл бұрын
Great video overall. Especially the set/way-mechanism of caches was much better explained than the college materials managed to do. There's a correction/extension about DDR memory I would like to make: The bus clock of DDR3 runs between 400 to 1066 MHz, for a data transfer rate of 800 to 2133 MT/s (because of Double Transfer Rate). Only the actual DRAM cores run at a quarter of the bus frequency (100-266 MHz). In order to satisfy eight transfers (four bus clock cycles with DDR) for each DRAM cycle, eight columns from the sense amp latches are sent in a burst. I also assume that the random access time to DRAM increases well beyond 250 cycles not because of prefetcher noise, but because new DRAM rows have to be openened all the time, which takes a while. Also, PCI-Express is indeed now mostly connected right to the CPUs and can therefore have non-uniform access characteristics like RAM. Most desktop systems have southbridges that can fan out more PCI-E lanes for less important peripherals, high-end servers less so. The southbridge on multi-socket systems is also usually connected to just one socket.
@ZyklonV
@ZyklonV 6 жыл бұрын
I recognise a lot of this from the white paper “What every programmer should know about memory” (Drepper, 2007) :) I’m wondering if an up to date / more modern info compendium exists on the subject of cache use (white paper, video presentation, or other).
@MattGodbolt
@MattGodbolt 6 жыл бұрын
ZyklonV absolutely. I credit that paper at the end. I'm not sure of any comprehensive update to it, or indeed any major changes in the ways caches work. With the exception of the new non-inclusive L3 in intel CPUs (though I think AMD has always been non inclusive). Of course, I don't mention inclusivity here...
@ZyklonV
@ZyklonV 6 жыл бұрын
Ah, shame on me for not checking the video description either! Thank you for the video, it does make the whole thing more digestible.
@MattGodbolt
@MattGodbolt 6 жыл бұрын
ZyklonV oh golly no problem! Thanks for taking the time to comment and for your kind words
code::dive conference 2014 - Scott Meyers: Cpu Caches and Why You Care
1:16:58
NOKIA Technology Center Wrocław
Рет қаралды 195 М.
How does Computer Memory Work? 💻🛠
35:33
Branch Education
Рет қаралды 4,3 МЛН
Каха и дочка
00:28
К-Media
Рет қаралды 3,4 МЛН
BAYGUYSTAN | 1 СЕРИЯ | bayGUYS
36:55
bayGUYS
Рет қаралды 1,9 МЛН
Meltdown And Spectre
48:03
Matt Godbolt
Рет қаралды 31 М.
Why Can't We Make Simple Software? - Peter van Hardenberg
41:34
Handmade Cities
Рет қаралды 184 М.
Why Are Threads Needed On Single Core Processors
16:07
Core Dumped
Рет қаралды 221 М.
Five things you didn't realise your CPU did for you
11:13
Matt Godbolt
Рет қаралды 31 М.
Harder Drive: Hard drives we didn't want or need
36:47
suckerpinch
Рет қаралды 1,7 МЛН
7 Outside The Box Puzzles
12:16
MindYourDecisions
Рет қаралды 179 М.
Performance Optimization, SIMD and Cache
45:29
Sergiy Migdalskiy
Рет қаралды 36 М.
Intro to Data Oriented Design for Games
52:35
Nic Barker
Рет қаралды 69 М.
Каха и дочка
00:28
К-Media
Рет қаралды 3,4 МЛН