S-R Latch using NOR gates

[@TutorialsPoint_]

Check out Digital Electronics courses at: bit.ly/3aIM1ur Use coupon "KZbin12" to get FLAT 12% OFF

[@gaddidinesh2579]

😊

[@priyanshugupta4422]

ma'am i cannot express my gratitude towards you. thank u so much!!!

[@hubslearn5885]

Thanks ma'am 🙏🏻for providing amazing video's.They are really helpful.

[@kyeswanth1204]

Absolutely best teacher in you tube

[@Vasu-vlogs-16]

Very useful and u r explanation is too good I have been watching u r since 2 months it is useful for our coure

[@kavyasharma9018]

All r best vdeos for explanation

[@nihithasai_5029]

The way you explained is better which makes us easy to understand

[@jafarkhan-om1bd]

Very informative and helpful also easy understanding lectures... God bless you ma'am

[@annmuchiri1295]

Veeeeery useful information. Thanks a lot for doing your videos in English 🤗

[@dukuruvenkatesh5541]

really your way of explaining is very easy to understanding. thank you for making videos mam

[@navineshjeyavirancaunder5757]

THANKS MADAM.IT'S REALLY HELP US TO UNDERSTAND MORE BETTER AND EASY.

[@ahmadjaradat3011]

Very useful, explanation can be understandable by anyone....

[@sumanthbhargavka7638]

Very useful, explanation can be understandable by anyone.... great work.

[@takeitgentle]

Very nice explanation. Got full clarity. Thankyou

[@963sravan]

I thank ful to you mam. I am always confused this topic. Really thanks

[@yashodabai2638]

Today is my exam you are helping me a lot thank you so much Mam don't stop you teaching mam continue🤗 once again thank you mam🤝

[@sridharnani7860]

It's very helpful for our sem exam madam

[@EVERYTHING-my7hn]

Tq so much sis, I can't tell my happiness in words

[@padminisowjanyabommaganti6012]

Here 2nd step s=0,r=1, (1+Q')' in that assumption we have to consider 1+A=1, so in above we have 1'+Q =1' which is nothing but 0,and 2nd condition - (1+Q)'=0.Q'=0

[@vijaysangepu3953]

Superb mam 👌

[@pradeeepkumar5349]

all your classes are very nice and great explanations. i'm expecting the class about Edge Triggered flip flop.

[@swathipriya4360]

I was alsoo

[@chandanaks631]

Thank you so much maam your teaching skills are awesome

[@jim1559]

This helped my stupid friend understand the concept, thanks.

[@davidjoseph7089]

Absolutely perfect... You should be proud ma'am, you are doing an amazing job👍👍

[@sowmismart8947]

great awesome explanation........very very helpful....hats off..........................

[@faizankhanday5023]

Multi tallented maam ...sab kuch pada sakhti hai..

[@durgareddymiryala9030]

Tq mam.the way of explanation is nice and very helpful 🙏

[@utkarsh_108]

WAY BETTER THAN MY COLLEGE

[@anu-r1]

thank you maam....... just loved the way of your lecture

[@ethiooldies4372]

i love u mam you are a life saver

[@techentertainmentwithsiree3761]

Nice Madam. I think everyone understand better

[@anchalgarg8295]

Thank you so much mam This video is very helpful for me......

[@mohammedaniba8388]

great series thank you very much

[@sarathashanmugam6845]

I can understand your classes easily. Very good explanation. First of all i salute you madam. I need softcopy of your classes. How can i retrieve madam.

[@praveenkannan7550]

Very awesome lecture mam thank you so much

[@akurisrinu6221]

Soo nice well explained👌👌👌👌👌👌👌👌👌👌👌👌👌👌👌👌👌👌

[@vithiyananthanesanmanuelje3772]

great madam thank you very much nice explained

[@manubaabu4758]

Abbaa sai ram 🙏🏻🙏🏻 ... tq madam 💖

[@meusingit2137]

Ambiguity between Logic circuit and Logic symbol. please make update

[@chityaladanaiah9091]

Excellent madam I fully understand

[@udeshaysiwach4303]

thanks madam great lecture cleared my all doubts

[@thirupathireddykaipu125]

Excellent explanation mam

[@princeverma-or7nc]

Mam you are awesome 💐

[@dhimandhar748]

Mam too good👌👌👌

[@watnerochoanunez9684]

Muito obrigado, sua explicação me ajudou muito.

[@sleepypanda7172]

Oho! I didn't expect to spot a Portuguese here 😄

[@rupambanik2402]

ronaldo goat

[@kongathiprasanna6493]

👌👌👌👌👌👌 explanation

[@pritamgaikwad5197]

Thanks mam for your knowledge sharing

[@rishipl3559]

Rather than doing the complex calculation in the above video, we can do S=1 Qn+1 =1 and R=1 Qn+1 =0 For S=0 R=0 Qn and for S=1 R=1 indeterminant but above video is good and awesome I really enjoyed lecture.........

[@maruthanayagammaruthanayag5012]

Very help full for me

[@Uday-yf4ue]

In 2nd step also if we consider complement part then we get qn bar not 0 in complement part but why should we consider only in 3 rd step

[@atvoriginals]

Thank you Ma'am 💐

[@gouravjain07]

NYC lectures.....👍👌

[@ZETA824]

Thank you ma'am.

[@fasikawgetachew9880]

thanks for your video lecture

[@rakeshpotlamcherla9571]

Ur teaching is mind-blowing mam please teach network analysis subject also mam please send soon mam

[@b.aishpatil]

Thank you ✌️

[@daretowinacademy1687]

excellent class

[@Mamata171]

can anyone tell name of this mam,don't no how to thank u ,iam always used to see ur video they are so easy to understand ,thank u so much mam

[@almostabouteverything1112]

Very very helping ..

[@parashuramalagundi870]

THANK YOU MADAM VERY HELPFUL VIDEO REALLY,,,,THANK U

[@abhiabhinav1301]

A very good video mam... But can u plz tell me how can we get MEMORY state of this latch

[@saurabhkasaudhan3311]

Thankyou mam for upload such type of vedio lecture

[@punitashah2054]

nice explanation

[@sheerazkhan356]

very nice lecture

[@ShivamGupta-us8oc]

Excellent mqm

[@himanshuranjan78]

Thanku madam .u have clear all my dout

[@Hamzakhan1o]

best explaination

[@nandhuma5485]

is nor and nand equation is same in sr flip flop pls explain nor gate equation

[@SkandasShorts0985]

Thank you madam

[@kimosaid3221]

😍 thank you so much

[@sandeeppv45]

In the second condition calculate Qn+1 bar

[@bangari24]

Bro did you got the answer

[@sharonyabanerjee2867]

@tutorialspoint please explain about state diagram

[@ashokbaradwaj349]

great work any one can understand it

[@शंभुकुमार-छ8र]

Jabardast mam

[@pushpendra4273]

why it is called active high St latch. Kindly explain mam

[@thirupathaiah2981]

Bcoz, nor gate works for 0, 0 inputs the output is 1.. SR high latch means, from 0 state to 1 high state, so it is called Sr high state.

[@chetana9007]

Thank you so much mam

[@MyPurushu]

Very good

[@raghureddy265]

Thank you madam...

[@keerthantenneti284]

In the previous video, you said that Latches are Synchronous.

[@kishundevyadav387]

very helpful vdo....!

[@sandeep1423]

well explained.Thank you

[@ranganathanravisankar7653]

could anyone please explain why r is taken as first input instead of s?

[@cfv717]

play the video again and you will hear when she explained the reason. it is this way when using NOR gates and reverse when using NAND gates.

[@bangari24]

@@cfv717 bro in 2nd condition y she didn't take 0+Qn bar which is equal to 1

[@sasikumartangala5001]

Super mam

[@justinekaroli5045]

Thanks much

[@madhanmohan2920]

How can you case 3 Qn value getting 1

[@knowledgetech2850]

Mam from where msc electronics is best

[@tariqshanker1119]

Intresting

[@kidoworld3748]

u r fab maam

[@sandhyar6782]

Thank you🙏

[@jassyjake4824]

What project can you recommend for me as a telecommunication student

[@sleepypanda7172]

Measuring speed of wind to design a warning system also that predicts tunnel fire

[@pawankadam8040]

Hello Mam, Is it that while using NAND gate in latches and flip flops we can have R & S anywhere as either normal path or complementary path?

[@yashkumbhar9888]

Yes

[@shubh__077]

Lajawab

[@MuhammadNawaz-mu4iw]

Ma' am g tose tay tabahi pa dette eho g ma' am samjawy tay kano samajh na away ge

[@sneharakshit6006]

At the end , while writing the short version of the truth table why did you take Qn values to be don't care values????

[@dev5637]

Apke video ka playlist Kya hai channel me

[@anjanasudan4811]

Plz explains the logic symbol

[@narasimhanayak6605]

Send pdf file madam this topic

[@subhranildas4138]

3:00

[@yashmalajain1270]

Mam, why segregation is done in truth table

[@maddilakrishna6774]

Because if sagrigation done then only we observe change in qn.s and r same

[@lolakship.k4267]

isn't it is Present input and past output right?