Very informative video, please share more interview questions
@DunlopJanet3 ай бұрын
3684 Hollis Rapid
@lenkakishore6119 Жыл бұрын
+ positive cross talk will improve the transition time in data path.which means reduce the delay. So + positive cross improve's setup time & degrade's hold
@hardikjain-brb6 ай бұрын
improved transition time will reduce T_arrival thus hold violation
@rava951 Жыл бұрын
Hi When can you upload signoff lv related videos (i.e PV ) ?
@ANUSHA-hl8nt Жыл бұрын
For setup fixing we check hold margin but due to clock push the next Data path delay increases and setup slack margin becomes more worsen in the next path so what analysis we do for setup before adding buffers in clock capture path and why we check Hold margin for setup ?
@ANUSHA-hl8nt Жыл бұрын
@@VLSIAcademyhub Thanks for your time and consideration.so we need to check both slack margins of setup and hold of the next path