VLSI | Setup Time | Hold Time | Static Timing Analysis (STA) | Digital IC Designs

  Рет қаралды 3,615

Mahendra Maram World

Mahendra Maram World

Күн бұрын

This video covers the basics with timing diagrams that you need to start analysing timing reports for setup (max) & hold (min) checks during static timing analysis in VLSI Digital IC Design.
For more other videos, please refer to the following links. Thanks.
===================
Unix cmd line utilities
===================
• Unix cmd line utilities
===========
Text Editors
===========
• Text Editors
=========
VLSI - STA
=========
• VLSI - STA
===================
VLSI - Physical Design
===================
• VLSI - Physical Design
===============
VLSI - Congestion
===============
• VLSI - Congestion
==============
VLSI - Crosstalk
==============
• VLSI - Crosstalk
========
Scripting
========
• Scripting
#setuptime #holdtime #sta
Disclaimer : This video is for educational purpose only. Copyright Disclaimer Under Section 107 of the Copyright Act 1976, allowance is made for "fair use" for purposes such as criticism, comment news reporting, teaching, scholarship, and research. Fair use is a use permitted by copyright statute that might otherwise be infringing. Non-profit, educational or personal use tips the balance in favour of fair use.

Пікірлер: 6
@RohitVerma-qu6eu
@RohitVerma-qu6eu 3 жыл бұрын
Thank you for such a good explanation.
@mmkr
@mmkr 3 жыл бұрын
Glad to hear that. You’re welcome.
@sarathc1456
@sarathc1456 4 жыл бұрын
Very good explanation can u explain problems &numericals on set-up and hold
@mmkr
@mmkr 4 жыл бұрын
sarath c Thank you. It was just a brief one about setup & hold time basics. Thanks for the suggestion. I will try to make another one later with some more details if I get free time.
@vesangisaichaitanya7447
@vesangisaichaitanya7447 3 жыл бұрын
Sir, is there any possibility for you to make the tool videos, because u know programming languages like perl and TCL we can understand based on c language or other programming languages we learned during btech But sta it's whole new level, actually I'm understanding the commands but u know tricks(i mean the vim recording feature and marking features we didn't know these and i had a feeling that most people won't teach those) I hope you can teach them Actually our sta started 2 days before only, maybe that's why I'm so curious 😅 Here we are using prime time And yes it's a bit confusing, new terminologies..., and different tcl commands are used set_app_var and other If not tool can you make a video on important commands in STA ..... U know sir I watched your videos of perl,vim and TCL by parallely typing codes, earlier i was using gedit now I'm using vim and that set mouse=a trick saving a lot time Tq sir.....
@mmkr
@mmkr 3 жыл бұрын
Highly appreciated your time writing such a detailed comment 😊👍 Glad to hear that the tips were helpful to you. Let me think over on the videos you mentioned.
62 - Sequential Circuits Timing Analysis
26:48
Anas Salah Eddin
Рет қаралды 14 М.
what is time borrowing (latch)  ? why does latches support it?
8:19
Karthik Vippala
Рет қаралды 20 М.
pumpkins #shorts
00:39
Mr DegrEE
Рет қаралды 96 МЛН
Who’s the Real Dad Doll Squid? Can You Guess in 60 Seconds? | Roblox 3D
00:34
The selfish The Joker was taught a lesson by Officer Rabbit. #funny #supersiblings
00:12
Funny superhero siblings
Рет қаралды 11 МЛН
Advanced VLSI Design: Static Timing Analysis
26:17
Sanjay Vidhyadharan
Рет қаралды 26 М.
Visualizing 4D Pt.1
22:56
HyperCubist Math
Рет қаралды 813 М.
POCV | Parametric On-Chip Variation | Static Timing Analysis | VLSI
21:09
Mahendra Maram World
Рет қаралды 11 М.
Setup Time and Hold Time of Flip Flop Explained | Digital Electronics
17:37
ALL ABOUT ELECTRONICS
Рет қаралды 82 М.
Set Up Time | STA |  Back To Basics
7:55
Back To Basics
Рет қаралды 43 М.
[VLSI-T] Clock Domain Crossing - 1. Timing Requirement
40:30
VLSI Technology
Рет қаралды 1 М.
pumpkins #shorts
00:39
Mr DegrEE
Рет қаралды 96 МЛН