Рет қаралды 3,615
This video covers the basics with timing diagrams that you need to start analysing timing reports for setup (max) & hold (min) checks during static timing analysis in VLSI Digital IC Design.
For more other videos, please refer to the following links. Thanks.
===================
Unix cmd line utilities
===================
• Unix cmd line utilities
===========
Text Editors
===========
• Text Editors
=========
VLSI - STA
=========
• VLSI - STA
===================
VLSI - Physical Design
===================
• VLSI - Physical Design
===============
VLSI - Congestion
===============
• VLSI - Congestion
==============
VLSI - Crosstalk
==============
• VLSI - Crosstalk
========
Scripting
========
• Scripting
#setuptime #holdtime #sta
Disclaimer : This video is for educational purpose only. Copyright Disclaimer Under Section 107 of the Copyright Act 1976, allowance is made for "fair use" for purposes such as criticism, comment news reporting, teaching, scholarship, and research. Fair use is a use permitted by copyright statute that might otherwise be infringing. Non-profit, educational or personal use tips the balance in favour of fair use.