Advanced VLSI Design: Static Timing Analysis

  Рет қаралды 30,266

Sanjay Vidhyadharan

Sanjay Vidhyadharan

Күн бұрын

Пікірлер: 20
@fanhe5523
@fanhe5523 11 ай бұрын
We can summarize the gist of the static timing analysis in two sentences - 1. we want the signal to have enough setup time in one clock cycle (therefore the min. clock path delay - max data arrival time > setup time); and 2.We don't want the next bit coming too fast that we haven't finished the hold time yet (therefore min. data arrival time - max clock path delay needs to be greater than hold time required).
@SanjayVidhyadharan
@SanjayVidhyadharan 11 ай бұрын
Yes.
@chinmayprakash9252
@chinmayprakash9252 15 күн бұрын
This comment pretty much sums up the whole concept Thanks mate
@swarajrohan7323
@swarajrohan7323 Жыл бұрын
Very clearly explained🎉🎉
@SanjayVidhyadharan
@SanjayVidhyadharan Жыл бұрын
Glad you liked it. Thankyou
@chinmayprakash9252
@chinmayprakash9252 15 күн бұрын
Excellent explanation.
@SanjayVidhyadharan
@SanjayVidhyadharan 2 күн бұрын
Thanks. Glad you found it useful.
@추무-q3o
@추무-q3o 7 ай бұрын
best explanation ever! thank you
@SanjayVidhyadharan
@SanjayVidhyadharan 7 ай бұрын
Glad it was helpful!
@atharvakulkarni523
@atharvakulkarni523 Жыл бұрын
great explanation and illustrations
@SanjayVidhyadharan
@SanjayVidhyadharan Жыл бұрын
Glad you liked it!
@prasanthyg4562
@prasanthyg4562 Жыл бұрын
what is the reference text for the problem you've solved in the video ?
@SanjayVidhyadharan
@SanjayVidhyadharan Жыл бұрын
These are some examples i created
@Manikumar-gt9ov
@Manikumar-gt9ov 7 ай бұрын
Best video for timing understandimg
@SanjayVidhyadharan
@SanjayVidhyadharan 7 ай бұрын
Thanks a lot
@surendrabillingi1486
@surendrabillingi1486 8 ай бұрын
Hi, If there is no min and max time values are not mentioned properly and if it has single time value (either min or max) of each path. so here can we consider any value for min and max ?
@SanjayVidhyadharan
@SanjayVidhyadharan 8 ай бұрын
If single value is mentioned, we take that value. If OCV variation % is mentioned then we can compute max and min values accordingly
@Adi-tf9oc
@Adi-tf9oc 3 ай бұрын
thankyou sir for great explanation, I am not getting why we are looking hold time for the same clock edge....i watched the part multiple times, still not getting
@SanjayVidhyadharan
@SanjayVidhyadharan 3 ай бұрын
The data need to be stable for a certain amount of time after the clock arrives. The data from previuos clock has aledat settled tocater for set up time. For the hold the data from presnt clock should come slow enough to cater for hold time
@Adi-tf9oc
@Adi-tf9oc 3 ай бұрын
@@SanjayVidhyadharan ohh,so the data should come slow,in order to avoid collision
Advanced VLSI Design: Clock Generation and Distribution Part-1
1:01:43
Sanjay Vidhyadharan
Рет қаралды 2,9 М.
Advanced VLSI Design: 2023-24 Lecture 5 Static Timing Analysis
1:35:30
Sanjay Vidhyadharan
Рет қаралды 9 М.
Enceinte et en Bazard: Les Chroniques du Nettoyage ! 🚽✨
00:21
Two More French
Рет қаралды 42 МЛН
Мясо вегана? 🧐 @Whatthefshow
01:01
История одного вокалиста
Рет қаралды 7 МЛН
62 - Sequential Circuits Timing Analysis
26:48
Anas Salah Eddin
Рет қаралды 16 М.
DVD - Lecture 5: Timing (STA)
2:01:33
Adi Teman
Рет қаралды 94 М.
Static Timing Analysis (STA)
30:43
vlsi backend adventure
Рет қаралды 14 М.
Clock Skew and Clock Jitter
13:31
Jairam Gouda
Рет қаралды 16 М.
Hash Functions
28:24
Dr. Bassam Jamil
Рет қаралды 35
Enceinte et en Bazard: Les Chroniques du Nettoyage ! 🚽✨
00:21
Two More French
Рет қаралды 42 МЛН