PD Lec 20- Macro Channel Spacing Estimation & Floor-planning [part-6] | VLSI | Physical Design

  Рет қаралды 12,775

VLSI Academy

VLSI Academy

Күн бұрын

Пікірлер: 19
@jays3590
@jays3590 2 жыл бұрын
Different metal layers will have different pitch values....Which one to consider ??
@EEBGURRAMVENKATATARUNKUMAR
@EEBGURRAMVENKATATARUNKUMAR Жыл бұрын
How did we get the min distace formula btw the marcos?
@JagatK_
@JagatK_ 2 жыл бұрын
Here you have mentioned the horizontal spacing between the macros. Are there any rules or formulas used to find out the vertical spacing between them as well ? And if possible could you please mention the logical reason behind the development of this formula to calculate spacing between the macros ?
@JagatK_
@JagatK_ 2 жыл бұрын
@@VLSIAcademyhub Got it. Thanks.
@naveengadiparthi7544
@naveengadiparthi7544 10 ай бұрын
which metal layer width you are taking & how can we specify the distance b/w 2 metal layers?
@EngineerVijitaaDas
@EngineerVijitaaDas Жыл бұрын
Each metal layer can have different width... which metal layer width to consider?
@VLSIAcademyhub
@VLSIAcademyhub Жыл бұрын
Depends on what is your requirement you can choose any metal layer. For power routing generally the top two metal leaders chosen and for clock routing generally next 3-4 layers are chosen
@premsagar-gj8pw
@premsagar-gj8pw 2 жыл бұрын
We take pitch value of higher or lower metal layer and why?
@nikitavarfolomeev6732
@nikitavarfolomeev6732 5 ай бұрын
Is channel length the distance between the 2 macros or the width of one macro?
@VLSIAcademyhub
@VLSIAcademyhub 5 ай бұрын
Distance between 2 macros
@nikitavarfolomeev6732
@nikitavarfolomeev6732 5 ай бұрын
Why do we use 360 pins in the calculation? Wouldn't the 110 pins of one micro connect to 250 pins of another micro, leading to 250 traces instead of 360?
@VLSIAcademyhub
@VLSIAcademyhub 5 ай бұрын
No it's the sum of the two
@nitismanmishra550
@nitismanmishra550 Жыл бұрын
Hi, Is the formula like for each macro and std cell atleast 1 vdd and 1 gnd is required, so effective pins become 110+250+2, so channel length = 0.1*362/3 ~ 12.1 extimated to be 13um? Can you please reply
@niyazuddin6443
@niyazuddin6443 Ай бұрын
If the metal layers are odd numbers thwn how can we calculate that effective routing layers u said no if its even 6/2=3 what if its in our design if it has 7 metal layers how can we do that
@VLSIAcademyhub
@VLSIAcademyhub Ай бұрын
It's done the same way as earlier, and considered as lower value. In your example it becomes 3 (lower value of 3.5)
@ANUSHA-hl8nt
@ANUSHA-hl8nt Жыл бұрын
How to fix the macros pls mention it's command?
@ANUSHA-hl8nt
@ANUSHA-hl8nt Жыл бұрын
@@VLSIAcademyhub Thank you so much for your response
@darshanbp7054
@darshanbp7054 2 жыл бұрын
Icc2 commonds for spacing of macros..?
@sridharkommineni6330
@sridharkommineni6330 2 жыл бұрын
No.of pins × pitch / Total no.of available metal layers
It works #beatbox #tiktok
00:34
BeatboxJCOP
Рет қаралды 41 МЛН
99.9% IMPOSSIBLE
00:24
STORROR
Рет қаралды 31 МЛН
She made herself an ear of corn from his marmalade candies🌽🌽🌽
00:38
Valja & Maxim Family
Рет қаралды 18 МЛН
Quando A Diferença De Altura É Muito Grande 😲😂
00:12
Mari Maria
Рет қаралды 45 МЛН
PNR placement discussion on placement blockages & congestion
1:15:09
Takshila VLSI
Рет қаралды 13 М.
VLSI Physical Design: Floorplan
10:49
vlsi backend adventure
Рет қаралды 21 М.
Everything You Need to Know About Control Theory
16:08
MATLAB
Рет қаралды 590 М.
Metal Layer basics in VLSI
12:35
Jairam Gouda
Рет қаралды 11 М.
It works #beatbox #tiktok
00:34
BeatboxJCOP
Рет қаралды 41 МЛН